Patents Examined by Dzung Tran
-
Patent number: 11678524Abstract: A display substrate, a method for manufacturing a display substrate, and a display device are provided. The display substrate includes an effective display area, a punch area, and a critical area between the effective display area and the punch area. The critical area of the display substrate includes: a substrate, and at least one first barrier wall on the substrate. The at least one first barrier wall is a convex structure.Type: GrantFiled: May 27, 2020Date of Patent: June 13, 2023Assignees: Chengdu BOE Optoelectronics Technology Co., Ltd., BOE TECHNOLOGY GROUP CO., LTD.Inventors: Pan Zhao, Zhiliang Jiang, Ge Wang
-
Patent number: 11676869Abstract: A method for manufacturing a semiconductor device includes forming a dielectric fin extending along a first direction above a substrate; forming a gate strip extending across the dielectric fin along a second direction different from the first direction; etching the gate strip to break the gate strip into a first gate structure and a second gate structure spaced apart from the first gate structure by the dielectric fin; after etching the gate strip, depositing a high-k dielectric material on the dielectric fin.Type: GrantFiled: May 27, 2021Date of Patent: June 13, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventor: Jhon-Jhy Liaw
-
Patent number: 11652167Abstract: A power semiconductor device may include a junction termination region, bounded by a side edge of a semiconductor substrate. The junction termination region may include a substrate layer of a first dopant type, a well layer of a second dopant type, a conductive trench assembly having a first set of conductive trenches, in the junction termination region, and extending from above the substrate layer through the well layer; and a metal layer, electrically connecting the conductive trench assembly to the well layer. The metal layer may include a set of inner metal contacts, electrically connecting a set of inner regions of the well layer to a first set of trenches of the conductive trench assembly; and an outer metal contact, electrically connecting an outer region of the well layer to a second set of conductive trenches of the conductive trench assembly, wherein the outer region borders the side edge.Type: GrantFiled: February 24, 2022Date of Patent: May 16, 2023Assignee: Littelfuse, Inc.Inventor: Kyoung Wook Seok
-
Patent number: 11650466Abstract: A display device includes a substrate including a display area and a non-display area disposed around the display area; a fan-out unit disposed in the non-display area and including a first pad unit and a first fan-out line electrically connected to the first pad unit; a first signal line disposed on a different layer from the first fan-out line and including a first area overlapping the first fan-out line; a first switching element disposed on the display area and electrically connected to the first signal line and a first pixel electrode; and a color filter overlapping the first area.Type: GrantFiled: October 8, 2020Date of Patent: May 16, 2023Assignee: Samsung Display Co., Ltd.Inventors: Hyeon Cheol Kang, Soo San Mun, Yong Seok Lee
-
Patent number: 11641766Abstract: A light-emitting display device includes an organic layer formed to be divided between adjacent subpixels through a change in structure of a bank without the provision of an additional construction, whereby it is possible to prevent lateral leakage of current.Type: GrantFiled: December 11, 2020Date of Patent: May 2, 2023Assignee: LG DISPLAY CO., LTD.Inventors: Seok-Woo Son, Jung-Sun Baek, Jo-Yeon Kim
-
Patent number: 11626423Abstract: In some embodiments, a memory array comprising strings of memory cells comprise laterally-spaced memory blocks individually comprising a vertical stack comprising alternating insulative tiers and conductive tiers. Operative channel-material strings of memory cells extend through the insulative tiers and the conductive tiers. Insulative pillars are laterally-between and longitudinally-along immediately-laterally-adjacent of the memory blocks. The pillars comprise vertically-spaced and radially-projecting insulative rings in the conductive tiers as compared to the insulative tiers. Other embodiments, including methods, are disclosed.Type: GrantFiled: July 12, 2021Date of Patent: April 11, 2023Assignee: Micron Technology, Inc.Inventors: Xiaosong Zhang, Yi Hu, Tom J. John, Wei Yeeng Ng, Chandra Tiwari
-
Patent number: 11626509Abstract: A semiconductor device includes a substrate, a first dielectric fin, a semiconductor fin, a metal gate structure, an epitaxy structure, and a contact etch stop layer. The first dielectric fin is disposed over the substrate. The semiconductor fin is disposed over the substrate, in which along a lengthwise direction of the first dielectric fin and the semiconductor fin, the first dielectric fin is in contact with a first sidewall of the semiconductor fin. The metal gate structure crosses the first dielectric fin and the semiconductor fin. The epitaxy structure is over and in contact with the semiconductor fin. The contact etch stop layer is over and in contact with first dielectric fin.Type: GrantFiled: May 7, 2021Date of Patent: April 11, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Kuo-Cheng Ching, Shi-Ning Ju, Kuan-Ting Pan, Kuan-Lun Cheng, Chih-Hao Wang
-
Patent number: 11626403Abstract: A SEU tolerant structure has two logic sections that generate two output signals that are complementary such that a fault which affects one section cannot affect the other section. Adjacent NMOS regions or adjacent PMOS regions contain no logic inversions in the combinational logic or if logic inversions in the combinational logic are present where all gates following the inversion are SEU hard by design. The circuits can be realized using one of a Complex CMOS gate, pass transistor logic, Multiplexor logic, AND-OR logic or OR-AND logic.Type: GrantFiled: May 19, 2021Date of Patent: April 11, 2023Assignee: ICs LLCInventors: Sterling Whitaker, Gary Maki
-
Patent number: 11626411Abstract: Disclosed are a semiconductor memory device and a method of fabricating the same. The device may include a first substrate comprising a cell array region, a first interlayer insulating layer covering the first substrate, a second substrate disposed on the first interlayer insulating layer, the second substrate including a core region electrically connected to the cell array region, a first adhesive insulating layer interposed between the first interlayer insulating layer and the second substrate, and contact plugs penetrating the second substrate, the first adhesive insulating layer, and the first interlayer insulating layer and electrically connecting the cell array region with the core region.Type: GrantFiled: December 30, 2020Date of Patent: April 11, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jiyoung Kim, Daewon Kim, Dongjin Lee
-
Patent number: 11626458Abstract: A transparent display panel includes a base, a first pixel defining structure and a first light-emitting devices. The first pixel defining structure is disposed on the base and includes a first opening that has a light transmission region and a light-emitting region. The first light-emitting device is disposed on the base and includes an opaque electrode and a light-emitting functional layer. At least part of the opaque electrode is exposed by the first opening, and an orthographic projection of the opaque electrode does not overlap with the light transmission region. The light-emitting functional layer is disposed in the first opening and defined by the first opening. The orthographic projection of the opaque electrode and an orthographic projection of the light-emitting functional layer have an overlapping region, and at least a portion of the overlapping region is within the light-emitting region.Type: GrantFiled: September 25, 2020Date of Patent: April 11, 2023Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventor: Ying Cui
-
Patent number: 11621310Abstract: Provided are a deposition mask, a method of manufacturing a display device using the deposition mask, and a display device. The deposition mask includes a main frame defining a first opening; ribs extending away from a side of the main frame, the ribs being apart from each other and defining second openings; and bridges connecting the ribs to one another across the second openings, wherein the bridges and the ribs form the same top surface, and a thickness of each of the bridges is less than a thickness of each of the ribs.Type: GrantFiled: July 16, 2020Date of Patent: April 4, 2023Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Jeongkuk Kim, Youngmin Moon
-
Patent number: 11610956Abstract: A display device includes a thin film transistor disposed on a base substrate, an insulation layer covering the thin film transistor, an organic light-emitting diode disposed on the insulation layer, a bus electrode and an organic fluoride pattern. The organic light-emitting diode includes a first electrode electrically connected to the thin film transistor, an organic light-emitting layer disposed on the first electrode, and a second electrode disposed on the organic light-emitting layer. The bus electrode is disposed on the second electrode. The organic fluoride pattern is disposed adjacent to the bus electrode.Type: GrantFiled: October 13, 2020Date of Patent: March 21, 2023Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Jae Sik Kim, Ji Young Choung, Jae Ik Kim, Yeon Hwa Lee, Joon Gu Lee
-
Patent number: 11600637Abstract: Embodiments of three-dimensional memory device architectures and fabrication methods therefore are disclosed. In an example, the memory device includes a substrate having a first layer stack on it. The first layer stack includes alternating conductor and insulator layers. A second layer stack is disposed over the first layer stack where the second layer stack also includes alternating conductor and insulator layers. One or more vertical structures extend through the first layers stack. A conductive material is disposed on a top surface of the one or more vertical structures. One or more second vertical structures extend through the second layer stack and through a portion of the conductive material.Type: GrantFiled: December 9, 2020Date of Patent: March 7, 2023Assignee: Yangtze Memory Technologies Co., Ltd.Inventors: Jun Liu, Zongliang Huo
-
Patent number: 11600681Abstract: A display device and a manufacturing method thereof are disclosed. The display device includes a base substrate and at least one pixel circuit provided on the base substrate. The pixel circuit includes a driving transistor, a first transistor, and a second transistor; the base substrate includes a semiconductor body that can be doped, and a first conductive layer and a second conductive layer that are on the semiconductor body; the first transistor includes a first doped region in contact with the first electrode of the first transistor, and a second doped region in contact with a second electrode of the first transistor, and the first doped region of the first transistor and the second doped region of the first transistor are spaced apart from each other, have a same doping type, and are both in the semiconductor body.Type: GrantFiled: August 23, 2019Date of Patent: March 7, 2023Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Dachao Li, Shengji Yang, Chen Xu
-
Patent number: 11600674Abstract: The present application provides a method for manufacturing a pixel structure and a display panel. The pixel structure includes a substrate, a plurality of first pixel banks, and a plurality of second pixel banks. The first pixel banks intersect a long side direction of the substrate. The second pixel banks are parallel to the long side direction of the substrate. Light emitting materials with a same color are disposed between two adjacent second pixel banks, so that this pixel design can be compatible with MMG line-bank printing, which alleviates a problem that existing MMG pixel arrangement mode restricts a printing mode.Type: GrantFiled: March 27, 2020Date of Patent: March 7, 2023Inventor: Zhibin Han
-
Patent number: 11600636Abstract: Embodiments of three-dimensional memory device architectures and fabrication methods therefore are disclosed. In an example, the memory device includes a substrate having a first layer stack on it. The first layer stack includes alternating conductor and insulator layers. A second layer stack is disposed over the first layer stack where the second layer stack also includes alternating conductor and insulator layers. One or more vertical structures extend through the first layers stack. A conductive material is disposed on a top surface of the one or more vertical structures. One or more second vertical structures extend through the second layer stack and through a portion of the conductive material.Type: GrantFiled: December 4, 2020Date of Patent: March 7, 2023Assignee: Yangtze Memory Technologies Co., Ltd.Inventors: Jun Liu, Zongliang Huo
-
Patent number: 11594587Abstract: A display device includes a substrate, a first semiconductor layer on the substrate, a first gate insulating film on the first semiconductor layer, a first conductive layer on the first gate insulating film and including a first gate electrode and a first electrode of a capacitor connected to the first gate electrode, a second semiconductor layer on the first gate insulating film and at a different layer from the first semiconductor layer, a second gate insulating film on the first conductive layer and the second semiconductor layer, a second conductive layer on the second gate insulating film and including a second gate electrode and a second electrode of the capacitor, a second interlayer insulating film on the second conductive layer, and a third conductive layer on the second interlayer insulating film and including a first source electrode, a first drain electrode, a second source electrode, and a second drain electrode.Type: GrantFiled: May 13, 2020Date of Patent: February 28, 2023Assignee: Samsung Display Co., Ltd.Inventors: Kyoung Seok Son, Myeong Ho Kim, Jay Bum Kim, Seung Jun Lee, Seung Hun Lee, Jun Hyung Lim
-
Patent number: 11581322Abstract: Embodiments of three-dimensional (3D) memory devices having through array contacts (TACs) and methods for forming the same are disclosed. In an example, a 3D memory device includes a substrate, a memory stack on the substrate comprising a plurality of conductor/dielectric layer pairs, a channel structure extending vertically through the conductor/dielectric layer pairs in the memory stack, a TAC extending vertically through the conductor/dielectric layer pairs in the memory stack, and a dummy channel structure filled with a dielectric layer and extending vertically through the conductor/dielectric layer pairs in the memory stack.Type: GrantFiled: November 21, 2020Date of Patent: February 14, 2023Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Mei Lan Guo, Yushi Hu, Ji Xia, Hongbin Zhu
-
Patent number: 11575003Abstract: Provided are embodiments for a semiconductor device. The semiconductor device includes a nanosheet stack comprising one or more layers, wherein the one or more layers are induced with strain from a modified sacrificial gate. The semiconductor device also includes one or more merged S/D regions formed on exposed portions of the nanosheet stack, wherein the one or more merged S/D regions fix the strain of the one or more layers, and a conductive gate formed over the nanosheet stack, wherein the conductive gate replaces a modified sacrificial gate without impacting the strain induced in the one or more layers. Also provided are embodiments for a method for creating stress in the channel of a nanosheet transistor.Type: GrantFiled: April 26, 2021Date of Patent: February 7, 2023Assignees: International Business Machines CorporationInventors: Nicolas Loubet, Tenko Yamashita, Guillaume Audoit, Nicolas Bernier, Remi Coquand, Shay Reboh
-
Patent number: 11569369Abstract: The present disclosure a method for manufacturing a metal-oxide-semiconductor (MOS) transistor device. The method includes steps of providing a substrate; forming a gate electrode over the substrate; forming a source region and a drain region in the substrate; depositing an isolating layer over the substrate and the gate electrode; forming a plurality of contact holes in the isolating layer to expose the gate electrode, the source region, and the drain region; forming a plurality of metal contacts in the gate electrode, the source region, and the drain region; depositing a contact liner in the contact holes; and depositing a conductive material in the contact holes, wherein the conductive material is surrounded by the contact liner.Type: GrantFiled: June 29, 2021Date of Patent: January 31, 2023Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Chun-Shun Huang