Patents Examined by Galina Yushina
-
Patent number: 9496389Abstract: A semiconductor device includes at least one gate electrode on a substrate structure, at least one drain region doped with impurities of a first conductivity type, a first well region doped with impurities of the first conductivity type under the at least one drain region, and at least one source region doped with impurities of the first conductivity type. The device also includes a first barrier impurity region and a second barrier impurity region. The first barrier impurity region is doped with impurities of the first conductivity type and electrically insulating upper and lower portions of the substrate structure from each other. The second barrier impurity region is doped with impurities of a second conductivity type. A portion of the second barrier impurity region has an uneven shape and overlaps the at least one drain region.Type: GrantFiled: February 13, 2015Date of Patent: November 15, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-Don Kim, Se-Jin Park
-
Patent number: 9490368Abstract: One object is to provide a semiconductor device including an oxide semiconductor, which has stable electric characteristics and high reliability. Another object is to manufacture a highly reliable semiconductor device in a high yield. In a top-gate staggered transistor including an oxide semiconductor film, as a first gate insulating film in contact with the oxide semiconductor film, a silicon oxide film is formed by a plasma CVD method with use of a deposition gas containing silicon fluoride and oxygen; and as a second gate insulating film stacked over the first gate insulating film, a silicon oxide film is formed by a plasma CVD method with use of a deposition gas containing silicon hydride and oxygen.Type: GrantFiled: May 3, 2011Date of Patent: November 8, 2016Assignee: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Kunio Kimura, Mitsuhiro Ichijo, Toshiya Endo
-
Patent number: 9478493Abstract: A semiconductor device having an electric fuse structure which receives an electric current to permit the electric fuse to be cut without damaging portions around the fuse. The electric fuse can be electrically connected between an electronic circuit and a redundant circuit as a spare of the electronic circuit. After these circuits are sealed with a resin, the fuse can be cut by receiving the electric current from the outside. The electric fuse is formed in a fine layer, and is made of a main wiring and a barrier film. The linear expansion coefficient of each of the main wiring and the barrier film is larger than that of each of the insulator layers. The melting point of each of the main wiring and the barrier film is lower than that of each of the insulator layers.Type: GrantFiled: January 6, 2015Date of Patent: October 25, 2016Assignee: Renesas Electronics CorporationInventors: Takeshi Iwamoto, Kazushi Kono, Masashi Arakawa, Toshiaki Yonezu, Shigeki Obayashi
-
Patent number: 9478553Abstract: A Static Random Access Memory (SRAM) cell includes a first pull-up transistor and a second pull-up transistor, and a first pull-down transistor and a second pull-down transistor forming cross-latched inverters with the first pull-up transistor and the second pull-up transistor. A conductive feature includes a first leg having a first longitudinal direction, wherein the first leg interconnects a drain of the first pull-up transistor and a drain of the first pull-down transistor. The conductive feature further includes a second leg having a second extending direction. The first longitudinal direction and the second extending direction are un-perpendicular and un-parallel to each other. The second leg interconnects the drain of the first pull-up transistor and a gate of the second pull-up transistor.Type: GrantFiled: April 17, 2015Date of Patent: October 25, 2016Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Jhon-Jhy Liaw
-
Patent number: 9472697Abstract: Methods and structures for providing single-color or multi-color photo-detectors leveraging plasmon resonance for performance benefits. In one example, a radiation detector includes a semiconductor absorber layer having a first electrical conductivity type and an energy bandgap responsive to radiation in a first spectral region, a semiconductor collector layer coupled to the absorber layer and having a second electrical conductivity type, and a plasmonic resonator coupled to the collector layer and having a periodic structure including a plurality of features arranged in a regularly repeating pattern.Type: GrantFiled: January 14, 2015Date of Patent: October 18, 2016Assignee: RAYTHEON COMPANYInventors: Justin Gordon Adams Wehner, Edward Peter Gordon Smith
-
Patent number: 9466681Abstract: The present disclosure provides an apparatus and method for fabricating a semiconductor gate. The apparatus includes, a substrate having an active region and a dielectric region that forms an interface with the active region; a gate electrode located above a portion of the active region and a portion of the dielectric region; and a dielectric material disposed within the gate electrode, the dielectric material being disposed near the interface between the active region and the dielectric region. The method includes, providing a substrate having an active region and a dielectric region that forms an interface with the active region; forming a gate electrode over the substrate, the gate electrode having an opening near a region of the gate electrode that is above the interface; and filling the opening with a dielectric material.Type: GrantFiled: June 12, 2015Date of Patent: October 11, 2016Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chen-Liang Chu, Fei-Yun Chen, Chih-Wen Albert Yao
-
Patent number: 9466657Abstract: A display panel is disclosed. The display panel includes a substrate, a plurality of first unit pixel and a plurality of second unit pixel. The substrate includes a first region and a second region extending in a first direction. The plurality of first unit pixels is disposed in the first region of the substrate. The first unit pixel has a first area. The plurality of second unit pixel is disposed in the second region of the substrate. The second unit pixel has a second area which is smaller than the first area.Type: GrantFiled: April 3, 2015Date of Patent: October 11, 2016Assignee: Samsung Display Co., Ltd.Inventors: Dong-Gyu Kim, Joon-Hoo Choi, Sung-Jae Moon
-
Patent number: 9462377Abstract: Methods and systems for optimizing and audio communication system, including detecting a surrounding noise profile, determining one or more states of one or more noise-related conditions corresponding to the surrounding noise profile, and associating the one or more states of the one or more noise-related conditions to the surrounding noise profile.Type: GrantFiled: September 23, 2014Date of Patent: October 4, 2016Assignee: Continental Automotive Systems, Inc.Inventors: Jonathan Michael Lasch, Edward Srenger, David L. Barron
-
Patent number: 9461093Abstract: Self-reference-based MRAM element including: first and second magnetic tunnel junctions, each having a magnetoresistance that can be varied; and a field line for passing a field current to vary the magnetoresistance of the first and second magnetic tunnel junctions. The field line includes a first branch and a second branch each branch including cladding. The first branch is arranged for passing a first portion of the field current to selectively vary the magnetoresistance of the first magnetic tunnel junction, and the second branch is electrically connected in parallel with the first branch and arranged for passing a second portion of the field current to selectively vary the magnetoresistance of the second magnetic tunnel junction. The self-referenced MRAM element and an MRAM device including corresponding MRAM elements can use a reduced field current.Type: GrantFiled: October 11, 2013Date of Patent: October 4, 2016Assignee: CROCUS TECHNOLOGY SAInventor: Yann Conraux
-
Patent number: 9455181Abstract: A microelectronic unit can include a substrate having front and rear surfaces and active semiconductor devices therein, the substrate having a plurality of openings arranged in a symmetric or asymmetric distribution across an area of the rear surface, first and second conductive vias connected to first and second pads exposed at the front surface, pluralities of first and second conductive interconnects extending within respective ones of the openings, and first and second conductive contacts exposed for interconnection with an external element. The plurality of first conductive interconnects can be separated from the plurality of second conductive interconnects by at least one of the plurality of openings, the at least one opening at least partially filled with an insulating material. The distribution of the openings can include at least m openings spaced apart in a first direction and n openings spaced apart in a second direction transverse to the first direction.Type: GrantFiled: January 30, 2015Date of Patent: September 27, 2016Assignee: Tessera, Inc.Inventors: Ilyas Mohammed, Belgacem Haba, Cyprian Emeka Uzoh, Piyush Savalia
-
Patent number: 9450074Abstract: Semiconductor devices, such as laterally diffused metal oxide semiconductor (LDMOS) devices, are described that have a field plate connected to a gate of the device. In one or more implementations, the semiconductor devices include a substrate having a source region of a first conductivity type and a drain region of the first conductivity type. A gate is positioned over the surface and between the source region and the drain region. The gate is configured to receive a voltage so that a conduction region may be formed at least partially below the gate to allow majority carriers to travel between the source region and the drain region. The device also includes a field plate at least partially positioned over and connected to the gate. The field plate is configured to shape an electrical field generated between the source region and the drain region when a voltage is applied to the gate.Type: GrantFiled: July 29, 2011Date of Patent: September 20, 2016Assignee: Maxim Integrated Products, Inc.Inventors: Fanling Hsu Yang, Timothy K. McGuire, Sudarsan Uppili, Guillaume Bouche
-
Patent number: 9443882Abstract: A display panel comprising a fan-out structure located in a peripheral region is provided. The peripheral region has two border regions and a central region. The fan-out structure of the peripheral region comprises a plurality of first fan-out wires and a plurality of second fan-out wires alternatively arranged with the first fan-out wires. In the border regions, resistance of the first fan-out wire is lower than that of the adjacent second fan-out wire. In the central region, resistance of the first fan-out wire is higher than that of the adjacent second fan-out wire.Type: GrantFiled: March 2, 2015Date of Patent: September 13, 2016Assignee: INNOLUX CORPORATIONInventors: Yao-Lien Hsieh, Jen-Chih Lu, Neng-Hsien Wang, Ching-Lung Wu
-
Patent number: 9443839Abstract: A semiconductor device and method of forming the same including, in one embodiment, a semiconductor die formed with a plurality of laterally diffused metal oxide semiconductor (“LDMOS”) cells, and a metallic layer electrically coupled to the plurality of LDMOS cells. The semiconductor device also includes a plurality of gate drivers positioned along a periphery of the semiconductor die and electrically coupled to gates of the plurality of LDMOS cells through the metallic layer.Type: GrantFiled: November 27, 2013Date of Patent: September 13, 2016Assignee: Enpirion, Inc.Inventors: Ashraf W. Lotfi, Jeffrey Demski, Anatoly Feygenson, Douglas Dean Lopata, Jay Norton, John D. Weld
-
Patent number: 9437454Abstract: It is an object to reduce defective conduction in a wiring board or a semiconductor device whose integration degree is increased. It is another object to manufacture a highly reliable wiring board or semiconductor device with high yield. In a wiring board or a semiconductor device having a multilayer wiring structure, a conductive layer having a curved surface is used in connection between conductive layers used for the wirings. The top of a conductive layer in a lower layer exposed by removal of an insulating layer therearound has a curved surface, so that coverage of the conductive layer in the lower layer with a conductive layer in an upper layer stacked thereover can be favorable. A conductive layer is etched using a resist mask having a curved surface, so that a conductive layer having a curved surface is formed.Type: GrantFiled: June 16, 2011Date of Patent: September 6, 2016Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Motomu Kurata, Shinya Sasagawa, Fumika Taguchi, Yoshinori Ieda
-
Patent number: 9419159Abstract: Prepared is an n? type semiconductor substrate 1 having a first principal surface 1a and a second principal surface 1b opposed to each other, and having a p+ type semiconductor region 3 formed on the first principal surface 1a side. At least a region opposed to the p+ type semiconductor region 3 in the second principal surface 1b of the n? type semiconductor substrate 1 is irradiated with a pulsed laser beam to form an irregular asperity 10. After formation of the irregular asperity 10, an accumulation layer 11 with an impurity concentration higher than that of the n? type semiconductor substrate 1 is formed on the second principal surface 1b side of the n? type semiconductor substrate 1. After formation of the accumulation layer 11, the n? type semiconductor substrate 1 is subjected to a thermal treatment.Type: GrantFiled: November 6, 2013Date of Patent: August 16, 2016Assignee: HAMAMATSU PHOTONICS K.K.Inventors: Akira Sakamoto, Takashi Iida, Koei Yamamoto, Kazuhisa Yamamura, Terumasa Nagano
-
Patent number: 9418987Abstract: A structure and method of fabrication thereof relate to a Deeply Depleted Channel (DDC) design, allowing CMOS based devices to have a reduced ?VT compared to conventional bulk CMOS and can allow the threshold voltage VT of FETs having dopants in the channel region to be set much more precisely. A novel dopant profile indicative of a distinctive notch enables tuning of the VT setting within a precise range. This VT set range may be extended by appropriate selection of metals so that a very wide range of VT settings is accommodated on the die. The DDC design also can have a strong body effect compared to conventional bulk CMOS transistors, which can allow for significant dynamic control of power consumption in DDC transistors. The result is the ability to independently control VT (with a low ?VT) and VDD, so that the body bias can be tuned separately from VT for a given device.Type: GrantFiled: June 5, 2014Date of Patent: August 16, 2016Assignee: Mie Fujitsu Semiconductor LimitedInventors: Reza Arghavani, Pushkar Ranade, Lucian Shifren, Scott E. Thompson, Catherine de Villeneuve
-
Patent number: 9412767Abstract: A liquid crystal display device (10) includes: gate wiring (501) formed on a substrate (500) and along a first direction; drain wiring (702) formed on the substrate (500) and along a second direction that is different from the first direction; a common electrode (900) formed so as to cover the drain wiring (702) through intermediation of an insulating film (800); and common wiring (901) formed on the common electrode (900) and along the drain wiring (702). The common wiring (901) is formed so that at least a part of the common wiring (901) overlaps with a region in which the drain wiring (702) is formed.Type: GrantFiled: June 25, 2015Date of Patent: August 9, 2016Assignee: Panasonic Liquid Crystal Display Co., Ltd.Inventors: Takao Takano, Yukio Tahara
-
Patent number: 9391191Abstract: In one implementation, a trench field-effect transistor (trench FET) includes a semiconductor substrate having a drain region, a drift zone over the drain region, and depletion trenches formed over the drain region. Each depletion trench includes a depletion trench dielectric and a depletion electrode. The trench FET can further include a respective bordering gate trench situated alongside each depletion trench, each bordering gate trench having a gate electrode and a gate dielectric. The gate dielectric is merged with the depletion trench dielectric between the depletion electrode and the gate electrode.Type: GrantFiled: December 3, 2013Date of Patent: July 12, 2016Assignee: Infineon Technologies Americas Corp.Inventor: Ling Ma
-
Patent number: 9385246Abstract: A differential MOS capacitor includes a first plurality of upper capacitor plates, a second plurality of upper capacitor plates, and a conductive plate. At least two of the second plurality of upper capacitor plates are spaced laterally from each other and are disposed laterally between at least two of the first plurality of upper capacitor plates. The conductive plate is configured to serve as a common bottom capacitor plate such that a first capacitor is formed by the first plurality of upper capacitor plates and the conductive plate and a second capacitor is formed by the second plurality of upper capacitor plates and the conductive plate.Type: GrantFiled: January 12, 2015Date of Patent: July 5, 2016Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Hsiao-Tsung Yen, Yu-Ling Lin, Chin-Wei Kuo, Min-Chie Jeng
-
Patent number: 9373785Abstract: A memory device includes: a memory layer that is isolated for each memory cell and stores information by a variation of a resistance value; an ion source layer that is formed to be isolated for each memory cell and to be laminated on the memory layer, and contains at least one kind of element selected from Cu, Ag, Zn, Al and Zr and at least one kind of element selected from Te, S and Se; an insulation layer that isolates the memory layer and the ion source layer for each memory cell; and a diffusion preventing barrier that is provided at a periphery of the memory layer and the ion source layer of each memory cell to prevent the diffusion of the element.Type: GrantFiled: March 15, 2011Date of Patent: June 21, 2016Assignee: SONY CORPORATIONInventor: Yoshihisa Kagawa