Abstract: On a p.sup.+ diffused region which is to be a lower electrode of a capacitor, a silicon nitride film which is a capacitor insulating layer is formed. An upper electrode is formed on this silicon nitride film. The upper electrode has a non-doped polycrystalline silicon film and a silicide layer. Non-doped polycrystalline silicon film is formed in contact with silicon nitride film. Silicide layer is formed on a surface of non-doped polycrystalline silicon film. Thus, a capacitor structure is obtained in which a larger capacitance and a higher breakdown voltage can be assured, so that it would not operate inaccurately even when it is integrated to a higher degree.
Abstract: A method and apparatus for fast electronic self-destruction of a CMOS integrated circuit. The present invention electrically destroys devices containing semiconductor components, securing the components from inspection by detecting the initiation of an attempt to inspect the component and, responsive thereto, electrically destroying the component. In some embodiments of the present invention, a switcheable pad having a destruct state and an operating state is connected to a well or to the substrate of the semiconductor device. When in destruct state, the switcheable pad drives the voltage of the well or substrate to a voltage that induces latch-up of the semiconductor device, allowing very large currents to flow through active or passive elements fabricated on the surface of the semiconductor device.
Abstract: Thin film transistor including polycrystalline silicon or amorphous silicon thin film channel regions having a thickness of between about 100 .ANG. and 2500 .ANG. which are thinner than at least a portion of the source and drain regions and active matrix assemblies including thin film transistors for improved electro-optical displays are provided.
Type:
Grant
Filed:
March 30, 1995
Date of Patent:
April 7, 1998
Assignee:
Seiko Epson Corporation
Inventors:
Toshihiko Mano, Toshimoto Kodaira, Hiroyuki Oshima
Abstract: A novel raised polycide fusible link structure is described. This structure enables a highly reliable laser-cutting process to be used in which the fuse can be easily and totally severed over a wide range of laser energy levels. The primary feature of the structure is that the fusible link is located on a pedestal that raises it above the surface of the main body of the integrated circuit, thereby providing a measure of thermal isolation for the fuse when it is irradiated by the laser. An efficient process for manufacturing the structure is also described.
Type:
Grant
Filed:
April 2, 1997
Date of Patent:
March 17, 1998
Assignee:
Vanguard International Semiconductor Corporation
Abstract: A method of jointly forming stacked capacitors and antifuses includes, a) providing a common layer of electrically conductive material to form both a capacitor storage node and an inner antifuse plate; b) providing a common layer of dielectric material over the capacitor storage node and the inner antifuse plate, the common layer of dielectric material comprising both an intervening capacitor dielectric element and an intervening antifuse dielectric element, the common layer of dielectric material having a first breakdown voltage per unit length value for a given current per unit area; c) providing a common layer of electrically conductive material over the common layer of dielectric material to form both a capacitor cell layer and an outer antifuse plate; d) providing a lateral edge of the outer antifuse plate and a lateral edge of the intervening antifuse dielectric element; and e) depositing an antifuse breakdown layer of dielectric material over the lateral edges of the outer antifuse plate and the interv
Abstract: Novel metal-alloy interconnections for integrated circuits. The metal-alloy interconnections of the present invention comprise a substantial portion of either copper or silver alloyed with a small amount of an additive having a low residual resistivity and solid solubility in either silver or copper such that the resultant electrical resistivity is less than 3 .mu..OMEGA.-cm.
Abstract: A semiconductor device comprising an integrated circuit and a capacitor. In this capacitor, a bottom electrode, a dielectric film and a top electrode are formed, independently of the integrated circuit, on the interlayer insulating film, and the top electrode and bottom electrode are connected with metal interconnections through contact holes opened in the protective film for protecting the surface of the capacitor. In this constitution, either the top electrode or the bottom electrode is connected the bias line of the integrated circuit, and the other is connected to the ground line, so that extraneous emission may be reduced without having to connect the capacitor outside.
Type:
Grant
Filed:
January 6, 1997
Date of Patent:
February 10, 1998
Assignee:
Matsushita Electric Industrial Co., Ltd.
Abstract: A field programmable gate array has a programmable interconnect structure comprising metal signal conductors and metal-to-metal PECVD amorphous silicon antifuses. The metal-to-metal PECVD amorphous silicon antifuses have an unprogrammed resistance of at least 550 megaohms and a programmed resistance of under 200 ohms.
Type:
Grant
Filed:
October 13, 1994
Date of Patent:
February 10, 1998
Assignee:
QuickLogic Corporation
Inventors:
Hua-Thye Chua, Andrew K. Chan, John M. Birkner, Ralph G. Whitten, Richard L. Bechtel, Mammen Thomas
Abstract: A fusible link device disposed on a semiconductor substrate for providing discretionary electrical connections. The fusible link device of the invention includes a silicide layer and a polysilicon layer formed on the silicide layer and has a first un-programmed resistance. The silicide layer agglomerates to form an electrical discontinuity in response to a predetermined programming potential being applied across the silicide layer, such that the resistance of the fusible link device can be selectively increased to a second programmed resistance.
Abstract: An improved antifuse design has been achieved by providing a structure comprising pair of alternating layers of silicon nitride and amorphous silicon sandwiched between two dual damascene connectors. Said structure provides the advantage, over the prior art, that all electrically active surfaces of the fuse structure are planar, so no potential failure spots resulting from surface unevenness can be formed. A process for manufacturing said fuse structure is also provided and involves fewer masking steps than related structures of the prior art.
Abstract: The tunnel transistor of the present invention has either a junction structure wherein a degenerated first semiconductor having one conduction type, a non-degenerated second semiconductor and a degenerated third semiconductor having the reverse conduction type to that of the first semiconductor are connected on a substrate or a laminated layer structure comprising a degenerated first semiconductor having one conduction type, a non-degenerated second semiconductor and a degenerated third semiconductor of the reverse conduction type to that of the first semiconductor all laminated on a part of a substrate. The tunnel transistor further includes a fourth semiconductor layer formed on an exposed surface of the second semiconductor, having a forbidden band wider than that of the second semiconductor and containing an ionized impurity therein, a gate electrode formed on the fourth semiconductor layer, and a pair of electrodes individually forming ohmic junctions to the first and third semiconductors.
Abstract: Antifuses and gate arrays with antifuses are disclosed that have high thermal stability, reduced size, reduced leakage current, reduced capacitance in the unprogrammed state, improved manufacturing yield, and more controllable electrical characteristics. Some antifuses include spacers in the antifuse via. In some antifuses, the programmable material is planar, and the top or the bottom electrode is formed in the antifuse via. In some gate arrays, the antifuses are formed above the dielectric separating two levels of routing channels rather than below that dielectric.
Abstract: Thin film transistors including polycrystalline silicon or amorphous silicon thin film channel regions having a thickness of between about 100 .ANG. and 2500 .ANG. which are thinner than at least a portion of the source and drain regions and active matrix assemblies including thin film transistors for improved electro-optical displays are provided.
Type:
Grant
Filed:
May 26, 1995
Date of Patent:
December 16, 1997
Assignee:
Seiko Epson Corporation
Inventors:
Toshihiko Mano, Toshimoto Kodaira, Hiroyuki Oshima
Abstract: An integrated circuit device comprising: a body of a semiconductor material having an upper surface and a bottom major surface; wall means defining in said semiconductor material body a microscopically precise depression or groove of a selected shape and size and extending for a selected length or depth from a selected position on said upper surface toward without reaching said bottom major surface; and a material chemically different from said semiconductor material and introduced into said semiconductor material through ?a selected portion of an exposed wall of! said groove to modify, in a predetermined manner, a selected electronic property of said semiconductor material the vicinity of said exposed wall.
Abstract: A semiconductor device having a first insulation film, a base contact and a second insulation film on a semiconductor substrate. The first and second insulation films and the base contact respectively have openings which forms a hole extending therethrough on the substrate. An end of the base contact is projected over the substrate in the hole. A base connection region is in contact with the side and bottom faces of the projected end of the base contact and with a surface of a base region in the hole. An emitter region is formed in the base region. Reduced contact resistance between the base contact and the base connection region can be obtained.
Abstract: An ESD protection circuit combines a split bipolar transistor with a transistor layout which exhibits very high tolerance to ESD events. The split bipolar transistor divides current among many segments and prevents the current hogging which often causes an ESD failure. Several splitting structures are disclosed, each combining a resistor in series with each segment to distribute current evenly. The transistor takes advantage of the snap-back effect to increase current carrying capacity. Layout positions metal contacts away from regions of highest energy dissipation. Layout also allows high currents to be dissipated through ESD protection structures and not through circuit devices such as output drivers or through parasitic bipolar transistors not designed for high current. Sharp changes in electron density are avoided by the use of high-diffusing phosphorus in N-regions implanted to both lightly and heavily doped levels. Critical corners are rounded rather than sharp.
Type:
Grant
Filed:
September 9, 1996
Date of Patent:
November 18, 1997
Assignee:
Xilinx, Inc.
Inventors:
Sheau-Suey Li, Randy T. Ong, Samuel Broydo, Khue Duong
Abstract: A high performance thin film semiconductor device having a heterojunction such as a photoelectric conversion device is disclosed. In accordance with the present invention, the thin film semiconductor device comprises a thin semiconductor layer which forms a heterojunction with a non-single crystal silicon layer or non-single crystal silicon-germanium layer, wherein the valence band discontinuity at the heterointerface arising from the difference in optical energy bandgap is as small as 0.3 eV or less and wherein the thin semiconductor layer has an optical energy bandgap greater than 2.8 eV, so that hole transport performance may not be degraded. Such a thin semiconductor layer may be formed by using silane gas and methane gas with a flow rate ratio greater than 30 at a deposition rate less than 0.5 .ANG./sec.
Abstract: A method of making an integrated circuit capacitor and/or resistor and the capacitor and/or resistor wherein the method comprises providing an electrically conductive region, preferably highly doped silicon, forming a first electrode of a capacitor, forming a layer of electrically insulating material, preferably silicon oxide, silicon nitride or a combination thereof, over the surface and forming a layer of a metal silicide, preferably titanium silicide, over the layer of electrically insulating material by forming a layer of polysilicon over the layer of electrically insulating material, forming a layer of a metal, preferably titanium, which forms an electrically conductive composition when reacted with polysilicon over the layer of polysilicon, reacting the metal with the polysilicon to form an electrically conductive layer therewith and removing any unreacted metal.
Abstract: In a semiconductor device including an anti-fuse element, a first electrode layer is formed on a semiconductor substrate. A first insulating layer is formed only on the first electrode layer for insulating the first electrode layer. An anti-fuse insulating film is coated on at least one side wall portion of each of the first electrode layer and the first insulating layer. A second electrode layer is formed on the anti-fuse insulating film, and the first and second electrode layers and the anti-fuse insulating film constitute the anti-fuse element.
Abstract: A phase shifting mask has a light shielding region and a light transmitting region including a light transmitting area and a first phase shifting area which is disposed between the light transmitting area and the light shielding region. The light transmitting region also includes a second phase shifting area disposed between the light shielding region and the first phase shifting area for producing a difference in phase between light that has passed through the second phase shifting area and light that has passed through the first phase shifting area. The phase shifting mask allows an optimum exposure light intensity to be set easily even if the phase shifting area width is large, and also makes it possible to form a desired pattern image on a wafer even if there is a positional misalignment between the light shielding region and the light transmitting area.