Patents Examined by Joseph Schoenholtz
-
Patent number: 9502585Abstract: A method of manufacturing a Schottky barrier diode is provided, which includes: providing a semiconductor substrate including a first well region of a first conductivity type in the semiconductor substrate; forming a surface-doped layer having a dopant of a second conductivity type opposite to the first conductivity type in the first well region; forming a dielectric layer in contact with the surface-doped layer; performing a thermal treatment on the surface-doped layer to move the dopant of the surface-doped layer in the dielectric layer; removing the dielectric layer to expose the first well region; and forming a silicide layer in contact with the exposed first well region. A Schottky barrier diode is also provided.Type: GrantFiled: April 17, 2015Date of Patent: November 22, 2016Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Meng-Han Lin, Chien-Chih Chou, Chih-Wen Hsiung, Kong-Beng Thei
-
Patent number: 9493346Abstract: An integrated circuit (IC) structure is provided. The IC structure includes an IC substrate including active devices which are coupled together through a conductive interconnect structure arranged thereover. The conductive interconnect structure includes a series of horizontal conductive layers and dielectric regions arranged between neighboring horizontal conductive layers. The conductive interconnect structure includes an uppermost conductive horizontal region with a planar top surface region. A MEMS substrate is arranged over the IC substrate and includes a flexible or moveable structure that flexes or moves commensurate with a force applied to the flexible or moveable structure. The active devices of the IC substrate are arranged to establish analysis circuitry to facilitate electrical measurement of a capacitance between the uppermost conductive horizontal region and the flexible or moveable structure.Type: GrantFiled: July 29, 2014Date of Patent: November 15, 2016Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Wei-Cheng Shen, Yi-Hsien Chang, Yi Heng Tsai, Tzu-Heng Wu, Chun-Ren Cheng, Chun-Wen Cheng
-
Patent number: 9490369Abstract: High field-effect mobility is provided for a transistor including an oxide semiconductor. Further, a highly reliable semiconductor device including the transistor is provided. In a bottom-gate transistor including an oxide semiconductor layer, an oxide semiconductor layer functioning as a current path (channel) of the transistor is sandwiched between oxide semiconductor layers having lower carrier densities than the oxide semiconductor layer. In such a structure, the channel is formed away from the interface of the oxide semiconductor stacked layer with an insulating layer in contact with the oxide semiconductor stacked layer, i.e., a buried channel is formed.Type: GrantFiled: December 1, 2014Date of Patent: November 8, 2016Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Shunpei Yamazaki
-
Patent number: 9484331Abstract: A semiconductor device and manufacturing method thereof. Various aspects of the disclosure may, for example, comprise forming a back end of line layer on a dummy substrate, completing at least a first portion of an assembly, and removing the dummy substrate.Type: GrantFiled: June 24, 2014Date of Patent: November 1, 2016Inventors: Jong Sik Paek, Doo Hyun Park
-
Patent number: 9478635Abstract: A quantum well transistor has a germanium quantum well channel region. A silicon-containing etch stop layer provides easy placement of a gate dielectric close to the channel. A group III-V barrier layer adds strain to the channel. Graded silicon germanium layers above and below the channel region improve performance. Multiple gate dielectric materials allow use of a high-k value gate dielectric.Type: GrantFiled: October 27, 2015Date of Patent: October 25, 2016Assignee: Intel CorporationInventors: Ravi Pillarisetty, Been-Yih Jin, Benjamin Chu-Kung, Matthew V. Metz, Jack T. Kavalieros, Marko Radosavljevic, Roza Kotlyar, Willy Rachmady, Niloy Mukherjee, Gilbert Dewey, Robert S. Chau
-
Patent number: 9472600Abstract: One embodiment of the present invention discloses an AMOLED display device and a method for producing the sub-pixels thereof. To change the metal masks used for forming the resonator adjustment layer in sub-pixels to form the sub-pixels with resonator adjustment layers in different thicknesses. On other hands, a light blue sub-pixel and an orange sub-pixel are added into a pixel unit to form the pixel unit consisting of a blue sub-pixel, a red sub-pixel, a green sub-pixel, a light blue sub-pixel and an orange sub-pixel. The AMOLED with the above features can reduce the power consumption in the display screen greatly, and can maintain the high color saturation.Type: GrantFiled: June 12, 2015Date of Patent: October 18, 2016Assignee: EVERDISPLAY OPTRONICS (SHANGHAI) LIMITEDInventors: Hsin Chih Lin, Chung Che Tsou, Bin Zhang
-
Patent number: 9466565Abstract: A transistor comprises a substrate, a pair of spacers on the substrate, a gate dielectric layer on the substrate and between the pair of spacers, a gate electrode layer on the gate dielectric layer and between the pair of spacers, an insulating cap layer on the gate electrode layer and between the pair of spacers, and a pair of diffusion regions adjacent to the pair of spacers. The insulating cap layer forms an etch stop structure that is self aligned to the gate and prevents the contact etch from exposing the gate electrode, thereby preventing a short between the gate and contact. The insulator-cap layer enables self-aligned contacts, allowing initial patterning of wider contacts that are more robust to patterning limitations.Type: GrantFiled: June 4, 2015Date of Patent: October 11, 2016Assignee: Intel CorporationInventors: Mark T Bohr, Tahir Ghani, Nadia M. Rahhai-Orabi, Subhash M. Joshi, Joseph M. Steigerwald, Jason W. Klaus, Jack Hwang, Ryan Mackiewicz
-
Patent number: 9461139Abstract: A bipolar transistor is supported by a substrate including a semiconductor layer overlying an insulating layer. A transistor base is formed by a base region in the semiconductor layer that is doped with a first conductivity type dopant at a first dopant concentration. The transistor emitter and collector are formed by regions doped with a second conductivity type dopant and located adjacent opposite sides of the base region. An extrinsic base includes an epitaxial semiconductor layer in contact with a top surface of the base region. The epitaxial semiconductor layer is doped with the first conductivity type dopant at a second dopant concentration greater than the first dopant concentration. Sidewall spacers on each side of the extrinsic base include an oxide liner on a side of the epitaxial semiconductor layer and the top surface of the base region.Type: GrantFiled: May 27, 2015Date of Patent: October 4, 2016Assignee: STMICROELECTRONICS, INC.Inventor: Qing Liu
-
Patent number: 9461114Abstract: A device may include a nanosheet field effect transistor (FET) that may include a substrate, a well that is doped with impurities at a surface of the substrate, a channel including a plurality of stacked nanosheets, a gate, a conductive material, and an isolation layer. Ones of the plurality of stacked nanosheets may include a semiconductor material that may be doped with impurities of the same conductivity type as the impurities of the well. The conductive material may be adjacent the plurality of nanosheets and may electrically connect ones of the plurality of nanosheets to the well. The isolation layer may electrically insulate the well from the workfunction metal.Type: GrantFiled: November 25, 2015Date of Patent: October 4, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Borna J. Obradovic, Ryan Hatcher, Robert C. Bowen, Mark S. Rodder
-
Patent number: 9461243Abstract: A planar STT-MRAM comprises apparatus, a method of operating a spin-torque magnetoresistive memory and a plurality of magnetoresistive memory element having spin-transfer torques acting on a recording layer from a MTJ stack and a novel magnetoresistance with a spin-valve layer. The spin-valve layer is field-reversible between two stable magnetization states either parallel or anti-parallel to the fixed reference layer magnetization through a set/reset current pulse along a conductive line provided by a control circuitry, accordingly, the magnetoresistive element is pre-configured into a reading mode having canceled spin-transfer torques or a recording mode having additive spin-transfer torques.Type: GrantFiled: January 3, 2014Date of Patent: October 4, 2016Inventor: Yimin Guo
-
Patent number: 9461150Abstract: A method for fabricating semiconductor device with fin-shaped structure is disclosed. The method includes the steps of: forming a fin-shaped structure on a substrate; forming a first dielectric layer on the substrate and the fin-shaped structure; depositing a second dielectric layer on the first dielectric layer; etching back a portion of the second dielectric layer; removing part of the first dielectric layer to expose a top surface and part of the sidewall of the fin-shaped structure; forming an epitaxial layer to cover the exposed top surface and part of the sidewall of the fin-shaped structure; and removing a portion of the second dielectric layer.Type: GrantFiled: December 28, 2015Date of Patent: October 4, 2016Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chin-Cheng Chien, Hsin-Kuo Hsu, Chih-Chien Liu, Chin-Fu Lin, Chun-Yuan Wu
-
Patent number: 9461127Abstract: A power MOSFET cell includes an N+ silicon substrate having a drain electrode. A low dopant concentration N-type drift layer is grown over the substrate. An N-type layer, having a higher dopant concentration than the drift region, is then formed and etched to have sidewalls. A P-well is formed in the N-type layer, and an N+ source region is formed in the P-well. A gate is formed over the P-well's lateral channel and has a vertical extension next to the top portion of the sidewalls. A positive gate voltage inverts the lateral channel and increases the conduction along the sidewalls to reduce on-resistance. A vertical shield field plate is also located next to the sidewalls and extends virtually the entire length of the sidewalls. The field plate laterally depletes the N-type layer when the device is off to increase the breakdown voltage.Type: GrantFiled: October 1, 2015Date of Patent: October 4, 2016Assignee: MaxPower Semiconductor, Inc.Inventors: Jun Zeng, Mohamed N. Darwish, Kui Pu, Shih-Tzung Su
-
Patent number: 9461120Abstract: According to various embodiments, an electronic device may include: a layer including a two-dimensional material; a dielectric structure at a first side of the layer, wherein the dielectric structure includes a first contact region and a second contact region, the first contact region defining a first contact area of the layer and the second contact region defining a second contact area of the layer, and the first contact region and the second contact region further defining a device area of the layer between the first contact area and the second contact area of the layer; a first electrode and a second electrode disposed at a second side of the layer opposite to the first side, wherein the first electrode is in direct physical contact with the first contact area of the layer and wherein the second electrode is in direct physical contact with the second contact area of the layer, wherein the first contact region and the second contact region of the dielectric structure are configured to adjust an electric chaType: GrantFiled: February 27, 2015Date of Patent: October 4, 2016Assignee: INFINEON TECHNOLOGIES AGInventors: Matthias Koenig, Guenther Ruhl
-
Patent number: 9455419Abstract: An organic light emitting display apparatus includes a first substrate, a second substrate, an organic light emitting device, a thin film transistor, a wiring pattern and a seal. The first substrate includes a first region, a second region and a third region. The third region surrounds the first region. The second region is between the first region and the third region, and is partially overlapped with the third region. The second substrate faces the first substrate. The organic light emitting device is disposed on the first substrate in the first region. The thin film transistor is disposed on the first substrate in a region where the second region and the third region overlap. The wiring pattern is disposed on the first substrate in the second region. The seal is disposed in the third region, between the first substrate and the second substrate in the third region.Type: GrantFiled: August 19, 2015Date of Patent: September 27, 2016Assignee: Samsung Display Co., Ltd.Inventor: Sang-Min Hong
-
Patent number: 9450021Abstract: This technology provides an electronic device. An electronic device in accordance with an implementation of this document includes a semiconductor memory, and the semiconductor memory includes a variable resistance structure including a material having a resistance that is changed by formation or dissipation of conductive filaments; and a Magnetic Tunnel Junction (MTJ) structure inserted in the variable resistance structure and comprising a first magnetic layer having a pinned magnetization direction, a second magnetic layer having a variable magnetization direction, and a tunnel dielectric layer interposed between the first magnetic layer and the second magnetic layer.Type: GrantFiled: November 24, 2015Date of Patent: September 20, 2016Assignee: SK hynix Inc.Inventor: Tae-Young Lee
-
Patent number: 9449910Abstract: A semiconductor device according to the present invention includes: an insulating substrate; a circuit pattern having a first surface that is bonded to a first main surface of the insulating substrate and a second surface opposite to the first surface on which a semiconductor element is bonded; a back surface pattern having a first surface that is bonded to a second main surface of the insulating substrate; and a heat dissipation plate bonded to a second surface of the back surface pattern opposite to the first surface of the back surface pattern. A curvature of a corner portion of the circuit pattern is greater than a curvature of a corner portion of the back surface pattern, and the corner portion of the circuit pattern is located inside the corner portion of the back surface pattern in a plan view.Type: GrantFiled: May 29, 2015Date of Patent: September 20, 2016Assignee: Mitsubishi Electric CorporationInventor: Taichi Obara
-
Patent number: 9437445Abstract: A technique for forming a semiconductor device is provided. Sacrificial mandrels are formed over a hardmask layer on a semiconductor layer. Spacers are formed on sidewalls of the sacrificial mandrels. The sacrificial mandrels are removed to leave the spacers. A masking process leaves exposed a first set of spacers with a second set protected. In response to the masking process, a first fin etch process forms a first set of fins in the semiconductor layer via first set of spacers. The first set of fins has a vertical sidewall profile. Another masking process leaves exposed the second set of spacers with the first set of spacers and the first set of fins protected. In response to the other masking process, a second fin etch process forms a second set of fins in semiconductor layer using the second set of spacers. The second set of fins has a trapezoidal sidewall profile.Type: GrantFiled: February 24, 2015Date of Patent: September 6, 2016Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Chia-Yu Chen, Zuoguang Liu, Miaomiao Wang, Tenko Yamashita
-
Patent number: 9437552Abstract: A plurality of semiconductor die is mounted to a temporary carrier. An encapsulant is deposited over the semiconductor die and carrier. A portion of the encapsulant is designated as a saw street between the die, and a portion of the encapsulant is designated as a substrate edge around a perimeter of the encapsulant. The carrier is removed. A first insulating layer is formed over the die, saw street, and substrate edge. A first conductive layer is formed over the first insulating layer. A second insulating layer is formed over the first conductive layer and first insulating layer. The encapsulant is singulated through the first insulating layer and saw street to separate the semiconductor die. A channel or net pattern can be formed in the first insulating layer on opposing sides of the saw street, or the first insulating layer covers the entire saw street and molding area around the semiconductor die.Type: GrantFiled: August 1, 2014Date of Patent: September 6, 2016Assignee: STATS ChipPAC Pte. Ltd.Inventors: Yaojian Lin, Kang Chen, Jianmin Fang, Xia Feng, Xusheng Bao
-
Patent number: 9437781Abstract: Disclosed is a light emitting device which includes a light emitting structure including a first conductive semiconductor layer, an active layer, and a second conductive semiconductor layer, a first current blocking layer, a second current blocking layer arranged on the light emitting structure to be separated from each other, a light-transmitting conductive layer arranged on the first current blocking layer, the second current blocking layer and the light emitting structure, first electrode and second electrode electrically coupled to the first conductive semiconductor layer and the second conductive semiconductor layer, respectively, a through hole formed through the light-transmitting conductive layer, the second conductive semiconductor layer and the active layer to a portion of the first conductive semiconductor layer, and a through electrode arranged inside the through hole. Here, the through electrode does not overlap the first current blocking layer in a vertical direction.Type: GrantFiled: October 29, 2015Date of Patent: September 6, 2016Assignee: LG INNOTEK CO., LTD.Inventors: Se Yeon Jung, Yong Gyeong Lee
-
Patent number: 9431504Abstract: A semiconductor device is provided that has a plurality of Fin structures extending on a substrate along a first direction; a gate stack structure extending on the substrate along a second direction and across the plurality of Fin structures, wherein the gate stack structure comprises a gate conductive layer and a gate insulating layer, and the gate conductive layer is formed by a doped poly-semiconductor; trench regions in the plurality of Fin structures and beneath the gate stack structure; and source/drain regions on the plurality of Fin structures and at both sides of the gate stack structure along the first direction. A method of manufacturing a semiconductor device is also provided.Type: GrantFiled: April 27, 2015Date of Patent: August 30, 2016Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Huaxiang Yin, Yongkui Zhang, Zhiguo Zhao, Zhiyong Lu, Huilong Zhu