Patents Examined by Khanh V. Nguyen
-
Patent number: 11183979Abstract: The invention relates to a gain-control stage (100) for generating gain-control signals (Vc+, Vc?) for controlling an external variable-gain amplifying unit (101). The gain-control stage comprises a first (102) and a second differential amplifier unit (112) that receive, at a respective input interface (104,114) a reference voltage signal (VRef) and a variable gain-control voltage signal (VGC). The second differential amplifier unit is configured to provide, via a second output interface (120), a control voltage signal (V1) to a controllable first current source (106) of the first differential amplifier unit (102). The first differential amplifier unit (102) is configured to provide, via a first output interface (110), the first and the second gain-control signal (VC+, VC?) in dependence on the variable gain-control voltage signal (VGC), the reference voltage signal (VRef) and a first biasing current (IB1) that depends on the control voltage signal.Type: GrantFiled: December 18, 2019Date of Patent: November 23, 2021Assignee: IHP GMBH—INNOVATIONS FOR HIGH PERFORMANCE MICROELECTRONICS/LEIBNIZ-INSTITUT FÜR INNOVATIVE MIKROELEKTRONIKInventors: Pedro Rito, Iria Garcia Lopez, Minsu Ko, Dietmar Kissinger
-
Patent number: 11183977Abstract: A device includes a first amplifier and a second amplifier. The first amplifier includes an inverting input configured to be coupled to a feedback node of an output of a power converter, a first non-inverting input configured to couple to a first voltage node, a second non-inverting input, and an output. The second amplifier includes an inverting input coupled to the output of the first amplifier, a non-inverting input coupled to a second voltage node, and an output. The device also includes a first transistor coupled to the output of the first amplifier and having a control terminal coupled to the output of the second amplifier, a capacitor coupled to a ground node and to the second non-inverting input of the first amplifier, and a current node coupled to the capacitor.Type: GrantFiled: January 31, 2019Date of Patent: November 23, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Tawen Mei, Jiun Heng Goh, Robert Gregory Blattner
-
Patent number: 11183978Abstract: An amplifier, e.g., a low-noise amplifier, includes a field-effect transistor having a one-dimensional channel. This channel includes a semiconductor material for conducting electrons along a main direction of the channel. This direction is perpendicular to a cross-section of the channel. Dimensions of this cross-section are, together with the semiconductor material, such that the channel exhibits quantized conduction of electrons along its main direction. The amplifier further includes an electrical circuit that is configured to operate the transistor at a value of gate-to-source voltage bias corresponding to a peak value of a peak of a transconductance of the channel with respect to gate-to-source voltage bias values.Type: GrantFiled: June 6, 2019Date of Patent: November 23, 2021Assignee: International Business Machines CorporationInventors: Cezar Bogdan Zota, Lukas Czornomaz
-
Patent number: 11177776Abstract: A bias timing control circuit includes a current source, a bias switch circuit, a duty cycle sensing circuit, and a switching control circuit. The bias switch circuit includes a first path switch, connected between an output node of the current source and a bias amplifying circuit, and a second path switch, connected between the output node of the current source and a temperature compensation circuit. The duty cycle sensing circuit is configured to generate a timing control signal based on a duty cycle of a transmission enable signal. The switching control circuit is configured to control a first turn-on time of the first path switch during an initial startup period, and a second turn-on time of the second path switch during a normal driving period subsequent to the initial startup period to adjust a warm-up time of a power amplifying circuit based on the timing control signal.Type: GrantFiled: October 16, 2019Date of Patent: November 16, 2021Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Jong Ok Ha, Byeong Hak Jo, Jeong Hoon Kim, Young Wong Jang, Shinichi Iizuka
-
Patent number: 11177786Abstract: A number of field effect transistor circuits include voltage controlled attenuators or voltage controlled processing circuits. Example circuits include modulators, lower distortion variable voltage controlled resistors, sine wave to triangle wave converters, and or servo controlled biasing circuits.Type: GrantFiled: May 4, 2020Date of Patent: November 16, 2021Inventor: Ronald Quan
-
Patent number: 11171620Abstract: A high-to-low voltage interface circuit includes a differential circuit stage with a differential amplifier circuit having inverting and non-inverting inputs coupled to first and second input pads as well as a differential output having first and second output nodes. A pair of bias amplifier stages sensitive to the common mode voltage of the differential amplifier circuit are arranged in first and second current mirror paths from the first and second input pads to the inverting/non-inverting inputs of the differential amplifier circuit, respectively. The bias amplifier stages are configured to maintain the first input pad and the second input pad of the differential circuit stage at the common mode voltage.Type: GrantFiled: February 10, 2020Date of Patent: November 9, 2021Assignee: STMicroelectronics S.r.l.Inventor: Germano Nicollini
-
Patent number: 11171618Abstract: A CMOS trans-impedance amplifier includes an inverting amplifier circuit and a feedback resistor. The inverting amplifier circuit includes an input end and an output end, and the feedback resistor is coupled therebetween. The inverting amplifier circuit includes at least three sequentially-connected amplifier units, and each amplifier unit includes at least three sequentially-connected nFETs, namely an input signal receiving part nFET, an intermediate part nFET and a DC signal receiving part nFET. A common connection terminal of the input signal receiving part nFET and the intermediate part nFET is configured to output an amplified voltage signal.Type: GrantFiled: December 13, 2019Date of Patent: November 9, 2021Assignee: AmpliPHY Technologies LimitedInventor: Hehong Zou
-
Patent number: 11164828Abstract: An amplifier includes a transistor chip including a plurality of transistor cells, a gate pad, and a drain pad, a matching substrate having a surface on which a metal pattern is formed, a terminal with a width larger than a width of the transistor chip and than a width of the matching substrate, a plurality of terminal wires connecting the terminal to the metal pattern, and a plurality of chip wires connecting the metal pattern to the transistor chip. Inter-wire distances of portions of the plurality of terminal wires connected to the metal pattern are larger than inter-wire distances between portions of the plurality of terminal wires connected to the terminal.Type: GrantFiled: May 17, 2017Date of Patent: November 2, 2021Assignee: Mitsubishi Electric CorporationInventors: Kei Fukunaga, Shinichi Miwa, Yoshinobu Sasaki
-
Patent number: 11165395Abstract: Radio frequency amplifiers with overload protection are provided herein. In certain configurations, an RF amplifier system includes an RF amplifier that receives an RF signal from an input terminal and that generates an amplified RF signal at an output terminal, and an overload detection circuit that generates a detection signal indicating a detected signal level of the RF amplifier. The RF amplifier includes an amplification device that amplifies the RF signal and a degeneration circuit that provides degeneration to the amplification device. Additionally, the detection signal is operable to control an amount of degeneration provided by the degeneration circuit so as to protect the RF amplifier from overload.Type: GrantFiled: November 13, 2019Date of Patent: November 2, 2021Assignee: Skyworks Solutions, Inc.Inventor: Leslie Paul Wallis
-
Patent number: 11165396Abstract: An amplifier arrangement comprises a sensor input and a first and a second amplifier. The first amplifier has a first amplifier output and a first input connected to a first reference potential terminal and a second input connected to the sensor input in a direct fashion and to the first amplifier output via a feedback path having a switched integration capacitor that is charged by the feedback path during a first switching phase and discharged during a second switching phase. The second amplifier has a second amplifier output, a first input connected to a second reference potential terminal and a second input. A first feedback capacitor is connected in-between two pairs of feedback switches. A second feedback capacitor is connected between the second amplifier output and the second input of the second amplifier. An impedance element is coupled between the second amplifier output and the sensor input.Type: GrantFiled: May 25, 2018Date of Patent: November 2, 2021Assignee: AMS INTERNATIONAL AGInventors: Srinidhi Koushik Kanagal Ramesh, Vincenzo Leonardo
-
Patent number: 11165398Abstract: A circuit including an amplifier having an input and an output. The circuit also includes a current-to-voltage amplifier having an input. The circuit further includes a current mirror coupled between the output of the amplifier and the input of the current-to-voltage amplifier. The current mirror is configured to chop current flowing through the first current mirror.Type: GrantFiled: May 14, 2019Date of Patent: November 2, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Shang-Yuan Chuang
-
Patent number: 11159132Abstract: The technology described in this document can be embodied in an audio power amplifier that includes a first channel and a second channel. Each of the first channel and the second channel includes an input to receive an input signal, a pair of switching devices, drive circuitry for driving the pair of switching devices to produce a signal, and an output filter to filter the signal from the pair of switching devices. The output filter is configured to provide the filtered signal to an audio load. Each of the first channel and the second channel includes a voltage feedback loop to provide a voltage of the filtered signal to a voltage controller of the audio power amplifier, and a current feedback loop to provide a current of the filtered signal to a current controller of the audio power amplifier. The audio power amplifier includes a summer for combining the input of the first channel and the input of the second channel when an output of the first channel is connected to an output of the second channel.Type: GrantFiled: January 11, 2019Date of Patent: October 26, 2021Assignee: Bose CorporationInventor: Zoran Coric
-
Patent number: 11152893Abstract: A power amplifying circuit includes a first amplifying unit that amplifies a first radio-frequency signal and a second amplifying unit that amplifies a second radio-frequency signal. The first amplifying unit includes a first matching circuit that performs impedance matching for a circuit in a preceding stage, and a first amplifying circuit that amplifies the first radio-frequency signal that has passed through the first matching circuit. The second amplifying unit includes a second matching circuit that performs impedance matching for the circuit in the preceding stage, a resistor including a first end and a second end, the first end being electrically connected to the second matching circuit, and a second amplifying circuit that is electrically connected to the second end of the resistor and that amplifies the second radio-frequency signal that has passed through the resistor.Type: GrantFiled: October 1, 2019Date of Patent: October 19, 2021Assignee: MURATA MANUFACTURING CO. , LTD.Inventors: Takashi Yamada, Toshikazu Terashima, Yuuki Oomae
-
Patent number: 11152892Abstract: A method and a system of calibrating a DC offset voltage on a resistor load are provided. The system may include a first operational amplifier, a second operational amplifier, a comparator, a digital signal processor, and a digital to analog convertor. At a calibration mode, under control of the digital signal processor, the system may utilize open-loop high gain characteristics of the first operational amplifier and the comparator to automatically detect and calibrate the DC offset voltage. At an operation mode, the system may automatically compensate the DC offset voltage based on the calibration of the DC offset voltage. In this way, the system and the method can automatically detect, calibrate, and compensate the DC offset voltage with reduced cost and technical complexity.Type: GrantFiled: February 19, 2020Date of Patent: October 19, 2021Assignee: Beken Corp ShenzhenInventors: Desheng Hu, Donghui Gao, Jiazhou Liu, Dawei Guo
-
Patent number: 11152895Abstract: A Doherty amplifier is disclosed with a main amplifier having a main input in communication with a radio frequency (RF) signal input and a main output in communication with a RF signal output. Also included is a peaking amplifier having a peak input in communication with the RF signal input and a peak output in communication with the RF signal input. Further included is main neutralization circuitry having a main neutralization input in communication with the peak input and a main neutralization output in communication with the main input, wherein the main neutralization circuitry is configured to inject a main neutralization signal into the main input such that the main neutralization signal is 180°±10% out of phase and equal in amplitude to within ±10% of a main parasitic feedback signal passed from the main output to the main input by way of a main parasitic feedback capacitance.Type: GrantFiled: June 28, 2019Date of Patent: October 19, 2021Assignee: Qorvo US, Inc.Inventors: Baker Scott, George Maxim, Dirk Robert Walter Leipold
-
Patent number: 11139780Abstract: An envelope tracking (ET) apparatus is provided. The ET apparatus includes an amplifier array(s) configured to amplify a radio frequency (RF) signal(s) based on an ET voltage(s). The ET apparatus also includes a distributed voltage amplifier (DVA) circuit(s), which may be co-located with the amplifier array(s) to help reduce trace inductance between the DVA circuit(s) and the amplifier array(s), configured to generate the ET voltage(s) based on an ET target voltage(s). The ET apparatus further includes a signal processing circuit configured to receive an analog signal(s) corresponding to the RF signal(s) and generates the ET target voltage(s) based on the analog signal. By employing a single signal processing circuit to generate the ET target voltage(s) for the amplifier array(s), it may be possible to reduce a footprint of the ET apparatus without compromising efficiency and/or increasing heat dissipation of the amplifier array(s).Type: GrantFiled: October 23, 2019Date of Patent: October 5, 2021Assignee: Qorvo US, Inc.Inventor: Nadim Khlat
-
Patent number: 11133787Abstract: Methods and apparatus to determine automated gain control parameters for an automated gain control protocol are disclosed. An example apparatus includes a first tuner to amplify an audio signal. Disclosed example apparatus also include a second tuner to amplify the audio signal. Disclosed example apparatus also include a first controller to tune the first tuner to apply a first gain representative of a first range of gains to the audio signal to determine a first amplified audio signal and tune the second tuner to apply a second gain representative a second range of gains to the audio signal to determine a second amplified audio signal, the second range of gains lower than the first range of gains. Disclosed example apparatus also include a second controller to select the first range of gains to be utilized in an automated gain control protocol when the first gain results in clipping of the first amplified audio signal and the second gain does not result in clipping of the second amplified audio signal.Type: GrantFiled: June 25, 2019Date of Patent: September 28, 2021Assignee: The Nielsen Company (US), LLCInventors: John T. Livoti, Rajakumar Madhanganesh, Stanley Wellington Woodruff, Ryan C. Lehing, Charles Clinton Conklin
-
Patent number: 11128264Abstract: A bias compensation circuit, coupled to an amplifying transistor, is disclosed. The bias compensation circuit comprises a voltage locking circuit, comprising a first terminal and a second terminal, wherein the first terminal is coupled to a third terminal the amplifying transistor, and the second terminal is coupled to a control terminal of the amplifying transistor; and a first resistor, coupled to the first terminal of the voltage locking circuit; wherein when the voltage locking circuit is conducted, a voltage difference between the first terminal and the second terminal is substantially constant.Type: GrantFiled: April 19, 2020Date of Patent: September 21, 2021Assignee: WIN Semiconductors Corp.Inventors: Po-Kie Tseng, Chih-Wen Huang, Jui-Chieh Chiu, Shao-Cheng Hsiao
-
Patent number: 11128262Abstract: A number of low voltage vacuum tube circuits include using supply voltages well below the manufacturer's recommended voltages applied to the plate or screen grid. Some of the tube circuits operate at near zero plate and or screen grid voltages. Other low voltage circuits have forward biasing on one or more grids that are normally biased at a non positive voltage or a grid that is normally connected a cathode. Substantially lower supply voltages allow for example, the filament supply to also supply voltage to the plate and or grid for providing an output signal at a grid and or a plate. Also one or more voltage controlled resistors circuits are shown that include near zero plate (e.g., supply) voltage.Type: GrantFiled: August 27, 2018Date of Patent: September 21, 2021Inventor: Ronald Quan
-
Patent number: 11128261Abstract: Various methods and circuital arrangements for biasing one or more gates of stacked transistors of an amplifier are presented, where the amplifier can have a varying supply voltage. According to one aspect, the gate of the input transistor of the amplifier is biased with a fixed voltage whereas the gates of the other transistors of the amplifier are biased with variable voltages that are linear functions of the varying supply voltage. According to another aspect, the linear functions are such that the variable voltages coincide with the fixed voltage at a value of the varying supply voltage for which the input transistor is at the edge of triode. According to another aspect, biasing of the stacked transistors is such that, while the supply voltage varies, the drain-to-source voltage of the input transistor is maintained to a fixed value whereas the drain-to-source voltages of all other transistors are equal to one another.Type: GrantFiled: January 31, 2019Date of Patent: September 21, 2021Assignee: pSemi CorporationInventors: Tero Tapio Ranta, Christopher C. Murphy, Jeffrey A. Dykstra