Patents Examined by Lawrence-Linh T Nguyen
-
Patent number: 10084090Abstract: A semiconductor structure is provided that includes a fin stack structure of, from bottom to top, a first semiconductor material fin portion, an insulator fin portion and a second semiconductor material fin portion. The first semiconductor material fin portion can be used as a first device region in which a first conductivity-type device (e.g., n-FET or p-FET) can be formed, while the second semiconductor material fin portion can be used as a second device region in which a second conductivity-type device (e.g., n-FET or p-FET), which is opposite the first conductivity-type device, can be formed.Type: GrantFiled: November 9, 2015Date of Patent: September 25, 2018Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Pouya Hashemi, Ali Khakifirooz, Alexander Reznicek
-
Patent number: 10065851Abstract: This document discusses, among other things, an apparatus including a silicon die including a vibratory diaphragm, the die having a silicon die top opposite a silicon die bottom, with a top silicon die port extending from the silicon die top through the silicon die to a top of the vibratory diaphragm, and with a bottom silicon die port extending from the silicon die bottom to a bottom of the vibratory diaphragm, wherein the bottom silicon die port has a cross sectional area that is larger than a cross-sectional area of the top silicon die port, a capacitor electrode disposed along a bottom of the silicon die, across the bottom silicon die port, the capacitor electrode including a first signal generation portion that is coextensive with the top silicon die port, and a second signal generation portion surrounding the first portion.Type: GrantFiled: September 20, 2011Date of Patent: September 4, 2018Assignee: Fairchild Semiconductor CorporationInventor: Janusz Bryzek
-
Patent number: 10068963Abstract: Provided is a FinFET including a substrate, at least one fin and at least one gate. A portion of the at least one fin is embedded in the substrate. The at least one fin includes, from bottom to top, a seed layer, a stress relaxation layer and a channel layer. The at least one gate is across the at least one fin. A method of forming a FinFET is further provided.Type: GrantFiled: November 9, 2015Date of Patent: September 4, 2018Assignee: United Microelectronics Corp.Inventors: Huai-Tzu Chiang, Sheng-Hao Lin, Hao-Ming Lee, Yu-Ru Yang, Shih-Hsien Huang, Chien-Hung Chen, Chun-Yuan Wu, Cheng-Tzung Tsai
-
Patent number: 10050002Abstract: Various implementations enable management of parasitic capacitance and voltage handling of stacked integrated electronic devices. Some implementations include a radio frequency switch arrangement having a ground plane, a stack and a first solder bump. The stack is arranged in relation to the ground plane, and includes switching elements coupled in series with one another, and a first end of the stack includes a respective terminal of a first one of the plurality of switching elements. The first solder bump is coupled to the respective terminal of the first one of the plurality of switching elements such that at least a portion of the first solder bump overlaps with one or more of the plurality of switching elements, an overlap dimension set in relation to a first threshold value in order to set a respective contribution to a parasitic capacitance of the radio frequency switch arrangement.Type: GrantFiled: November 17, 2014Date of Patent: August 14, 2018Assignee: Skyworks Solutions, Inc.Inventors: Ambarish Roy, Yu Zhu, Christophe Masse
-
Patent number: 10043769Abstract: A semiconductor device includes an interposer having a first side and a second side opposite to the first side, at least one active chip mounted on the first side within a chip mounting area through a plurality of first bumps, at least one dummy chip mounted on the first side within a peripheral area being adjacent to the chip mounting area, a molding compound disposed on the first side. The molding compound covers the at least one active chip and the at least one dummy chip. A plurality of solder bumps is mounted on the second side.Type: GrantFiled: June 3, 2015Date of Patent: August 7, 2018Assignee: Micron Technology, Inc.Inventors: Shing-Yih Shih, Neng-Tai Shih
-
Patent number: 10043894Abstract: Disclosed is a transistor having a first region of a first conductivity type for injecting charge carriers into the transistor and a laterally extended second region of the first conductivity type having a portion including a contact terminal for draining said charge carriers from the transistor, wherein the first region is separated from the second region by an intermediate region of a second conductivity type defining a first p-n junction with the first region and a second p-n junction with the second region, wherein the laterally extended region separates the portion from the second p-n junction, and wherein the transistor further comprises a substrate having a doped region of the second conductivity type, said doped region being in contact with and extending along the laterally extended second region and a further contact terminal connected to the doped region for draining minority charge carriers from the laterally extended second region.Type: GrantFiled: November 17, 2014Date of Patent: August 7, 2018Assignee: NXP B.V.Inventors: Viet Thanh Dinh, Tony Vanhoucke, Evelyne Gridelet, Anco Heringa, Jan Willem Slotboom, Dirk Klaassen
-
Patent number: 10026915Abstract: A white organic light emitting device can include first and second electrodes on a substrate; a first stack configured with a hole injection layer, a first hole transportation layer, a first light emission layer and a first electron transportation layer which are stacked on the first electrode; a second stack configured with a second hole transportation layer, a second light emission layer, a third light emission layer, and a second electron transportation layer which are stacked on the first stack; a third stack interposed between the second stack and the second electrode and configured with a third hole transportation layer, a fourth light emission layer, a third electron transportation layer and an electron injection layer which are stacked on the second stack; and charge generation layers interposed between the first and second stacks and between the second and third stacks and configured to adjust a charge balance between the stacks.Type: GrantFiled: November 23, 2015Date of Patent: July 17, 2018Assignee: LG DISPLAY CO., LTD.Inventors: Tae Sun Yoo, Hwa Kyung Kim, Hong Seok Choi, Jae Il Song, Mi Young Han, Shin Han Kim, Hye Min Oh
-
Patent number: 10020285Abstract: A method of producing a semiconductor device is provided. The method includes: providing a semiconductor wafer, the wafer including an upper layer of a semiconductor material, an inner etch stop layer and a lower layer; forming a plurality of functional areas in the upper layer; performing a selective first etch process on the upper layer so as to separate the plurality of functional areas from each other by trenches etched through the upper layer, the first etch process being substantially stopped by the inner etch stop layer; and removing the lower layer by a second etch process, the second etch process being substantially stopped by the inner etch stop layer.Type: GrantFiled: September 4, 2014Date of Patent: July 10, 2018Assignee: Infineon Technologies Austria AGInventors: Edward Fuergut, Manfred Engelhardt, Hannes Eder, Bernd Roemer
-
Patent number: 10020391Abstract: According to one embodiment, a semiconductor device includes a semiconductor layer; a plurality of semiconductor regions; second semiconductor region; a first electrode being positioned between the plurality of first semiconductor regions, the first electrode contacting with the semiconductor layer, each of the plurality of first semiconductor regions, and the second semiconductor region via a first insulating film; a second electrode provided below the first electrode, and contacting with the semiconductor layer via a second insulating film; an insulating layer interposed between the first electrode and the second electrode; a third electrode electrically connected to the semiconductor layer; and a fourth electrode connected to the second semiconductor region. The first electrode has a first portion and a pair of second portions. And each of the pair of second portions is provided along the first insulating film.Type: GrantFiled: October 9, 2014Date of Patent: July 10, 2018Assignee: Kabushiki Kaisha ToshibaInventors: Takeru Matsuoka, Nobuyuki Sato, Shigeaki Hayase, Kentaro Ichinoseki
-
Patent number: 10014172Abstract: A thin film transistor including a gate electrode; an active layer insulated from the gate electrode; a source electrode and a drain electrode that are insulated from the gate electrode and are electrically connected to the active layer; a first etch stopper layer that is formed of an insulation material and contacts a portion of the active layer located between areas of the active layer that are electrically connected to the source electrode and the drain electrode; a second etch stopper layer on the first etch stopper layer, the second etch stopper layer being formed of an insulation material of a same type as the insulation material used to form the first etch stopper layer, the second etch stopper layer having a higher density than the first etch stopper layer; and a third etch stopper layer on the second etch stopper layer.Type: GrantFiled: September 5, 2014Date of Patent: July 3, 2018Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Byung-Du Ahn, Tae-Young Kim, Yeon-Gon Mo
-
Patent number: 9997531Abstract: A semiconductor memory device according to an embodiment comprises: a memory cell array, the memory cell array including: an inter-layer insulating layer and a conductive layer stacked in a stacking direction; a columnar semiconductor layer having a side surface that faces side surfaces of the inter-layer insulating layer and the conductive layer and extending in the stacking direction; and a block insulating layer and a block high-permittivity layer disposed between the columnar semiconductor layer and the conductive layer, the block insulating layer including: a first block insulating film that covers a side surface of the columnar semiconductor layer from a lower surface of the inter-layer insulating layer to an upper surface of the conductive layer in the stacking direction; and a second block insulating film that contacts the first block insulating film and covers at least a side surface and a lower surface of the conductive layer.Type: GrantFiled: June 3, 2015Date of Patent: June 12, 2018Assignee: TOSHIBA MEMORY CORPORATIONInventors: Kotaro Noda, Kyoko Noda
-
Patent number: 9991292Abstract: A driver includes a dummy stage and one or more additional stages coupled to the dummy stage. The dummy stage includes a first transistor coupled between an input terminal and an output terminal. The first transistor includes two electrodes forming at least a first capacitor to store at least a portion of static electricity received through the input terminal. The one or more additional stages output gate signals, which may be received, for example, by a display device.Type: GrantFiled: March 27, 2014Date of Patent: June 5, 2018Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Jaewon Kim, Boyeong Kim, Soo-Hyun Kim, Kyung-ho Park, HyungJun Park, Dong-Hyun Yoo, Ki Yeup Lee, Seongyoung Lee
-
Patent number: 9991423Abstract: The disclosed technology provides micro-assembled micro-LED displays and lighting elements using arrays of micro-LEDs that are too small (e.g., micro-LEDs with a width or diameter of 10 ?m to 50 ?m), numerous, or fragile to assemble by conventional means. The disclosed technology provides for micro-LED displays and lighting elements assembled using micro-transfer printing technology. The micro-LEDs can be prepared on a native substrate and printed to a display substrate (e.g., plastic, metal, glass, or other materials), thereby obviating the manufacture of the micro-LEDs on the display substrate. In certain embodiments, the display substrate is transparent and/or flexible.Type: GrantFiled: June 18, 2015Date of Patent: June 5, 2018Assignee: X-Celeprint LimitedInventors: Christopher Bower, Matthew Meitl, David Gomez, Salvatore Bonafede, David Kneeburg, Alin Fecioru, Carl Prevatte
-
Patent number: 9975757Abstract: A microelectromechanical systems (MEMS) structure with a cavity hermetically sealed using a mask layer is provided. A capping substrate is arranged over a MEMS substrate, which includes a movable element. The capping substrate includes the cavity arranged over and opening to the movable element, and includes a seal opening in fluid communication with the cavity. The mask layer is arranged over the capping substrate. The mask layer overhangs the seal opening and laterally surrounds a mask opening arranged over the seal opening. A seal layer is arranged over the mask layer and the mask opening. The seal layer is configured to hermetically seal the cavity. A method for manufacturing the MEMS structure is also provided.Type: GrantFiled: June 3, 2015Date of Patent: May 22, 2018Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Lee-Chuan Tseng, Chung-Yen Chou, Shih-Chang Liu, Yuan-Chih Hsieh
-
Patent number: 9978607Abstract: A device comprises a via in a substrate comprising a lower via portion with a first width formed of a first conductive material and an upper via portion with a second width greater than the first width, wherein the upper via portion comprises a protection layer formed of the first conductive material and a via fill material portion formed of a second conductive material.Type: GrantFiled: September 5, 2014Date of Patent: May 22, 2018Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yung-Chi Lin, Hung-Pin Chang, Tsang-Jiuh Wu, Wen-Chih Chiou
-
Patent number: 9972711Abstract: A metal-oxide-semiconductor field effect transistor (MOSFET) and a method of fabricating a MOSFET are described. The method includes depositing and patterning a dummy gate stack above an active channel layer formed on a base. The method also includes selectively etching the active channel layer leaving a remaining active channel layer, and epitaxially growing silicon doped active channel material adjacent to the remaining active channel layer.Type: GrantFiled: June 3, 2015Date of Patent: May 15, 2018Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Pranita Kerber, Qiqing C. Ouyang, Alexander Reznicek
-
Patent number: 9966258Abstract: There is provided a method of growing a gallium nitride-based crystal, including: forming an interlayer including aluminum nitride or aluminum oxide on a silicon substrate at a film forming temperature of 350 to 700 degrees C.; heating the silicon substrate and the interlayer in an atmosphere containing ammonia or oxygen such that crystal nuclei of the aluminum nitride or the aluminum oxide included in the interlayer are distributed on the silicon substrate; and growing gallium nitride-based crystals on the silicon substrate from the crystal nuclei distributed on the silicon substrate.Type: GrantFiled: January 28, 2015Date of Patent: May 8, 2018Assignee: TOKYO ELECTRON LIMITEDInventors: Kota Umezawa, Yosuke Watanabe
-
Patent number: 9966459Abstract: A symmetrical lateral bipolar junction transistor (SLBJT) is provided. The SLBJT includes a p-type semiconductor substrate, a n-type well, an emitter of a SLBJT situated in the n-type well, a base of the SLBJT situated in the n-type well and spaced from the emitter by a distance on one side of the base, a collector of the SLBJT situated in the n-type well and spaced from the base by the distance on an opposite side of the base, and an electrical connection to the substrate outside the n-type well. The SLBJT is used to characterize a transistor in a circuit by electrically coupling the SLBJT to a gate of the test transistor, applying a voltage to the gate, and characterizing aspect(s) of the test transistor under the applied voltage. The SLBJT protects the gate against damage to the gate dielectric.Type: GrantFiled: September 4, 2014Date of Patent: May 8, 2018Assignee: GLOBALFOUNDRIES INC.Inventors: Biswanath Senapati, Jagar Singh
-
Patent number: 9953685Abstract: A semiconductor device and a method for fabricating the same are provided. The semiconductor device includes a substrate, a memory device, and a select transistor. The memory device is located on the substrate. The select transistor is located on the substrate and electrically connected to the memory device. The select transistor includes a select gate, a first dielectric layer, and a second dielectric layer. The select gate is located on the substrate. The first dielectric layer is adjacent to the second dielectric layer, and located between the select gate and the substrate. The first dielectric layer is closer to the memory device than the second dielectric layer. The thickness of the first dielectric layer is greater than the thickness of the second dielectric layer.Type: GrantFiled: September 5, 2014Date of Patent: April 24, 2018Assignee: eMemory Technology Inc.Inventors: Jui-Ming Kuo, Chun-Yuan Lo, Chia-Jung Hsu, Wein-Town Sun
-
Patent number: 9954065Abstract: In accordance with a method of forming a semiconductor device, an auxiliary structure is formed at a first surface of a silicon semiconductor body. A semiconductor layer is formed on the semiconductor body at the first surface. Semiconductor device elements are formed at the first surface. The semiconductor body is then removed from a second surface opposite to the first surface at least up to an edge of the auxiliary structure oriented to the second surface.Type: GrantFiled: November 9, 2015Date of Patent: April 24, 2018Assignee: Infineon Technologies AGInventors: Anton Mauder, Frank Pfirsch, Hans-Joachim Schulze, Ingo Muri, Iris Moder, Johannes Baumgartl