Patents Examined by Marc-Anthony Armand
-
Patent number: 11855012Abstract: Devices and methods for enhancing insertion loss performance of an antenna switch are disclosed. In one example, a semiconductor device formed to serve as an antenna switch is disclosed. The semiconductor device includes: a substrate, a dielectric layer and a polysilicon region. The substrate includes: an intrinsic substrate; a metal-oxide-semiconductor device extending into the intrinsic substrate; and at least one isolation feature extending into and in contact with the intrinsic substrate. The at least one isolation feature is disposed adjacent to the metal-oxide-semiconductor device.Type: GrantFiled: April 5, 2022Date of Patent: December 26, 2023Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Jun-De Jin
-
Patent number: 11852747Abstract: A novel and useful system and method for eliminating settling time delays in a radar system. In one embodiment, a plurality of oscillators is provided with a single transmitter. In an alternative embodiment, a plurality of transmitters is provided, each with its own oscillator. In either case, more than a single oscillator is used, whereby startup or turn on transients associated with one oscillator are allowed to settle out while another oscillator is being used. The two or more oscillators switch off and/or alternate or rotate such that oscillator settling time between chirp transmissions from the radar is substantially or completely eliminated. In a radar system having two transmitters, when the chirp propagation time window for the first transmitter is complete, the first transmitter is disconnected from the receive channel and the second transmitter is connected to the antenna and receive channel without having to wait for the second transmitter to settle since it was allowed to settle beforehand.Type: GrantFiled: June 29, 2019Date of Patent: December 26, 2023Inventors: Yoram Stettiner, Noam Arkind, Abraham Bauer
-
Patent number: 11848258Abstract: A semiconductor package includes a pad and leads, the pad and leads including a base metal predominantly including copper, a first plated metal layer predominantly including nickel in contact with the base metal, and a second plated metal layer predominantly including silver in contact with the first plated metal layer. The first plated metal layer has a first plated metal layer thickness of 0.1 to 5 microns, and the second plated metal layer has a second plated metal layer thickness of 0.2 to 5 microns. The semiconductor package further includes an adhesion promotion coating predominantly including silver oxide in contact with the second plated metal layer opposite the first plated metal layer, a semiconductor die mounted on the pad, a wire bond extending between the semiconductor die and a lead of the leads, and a mold compound covering the semiconductor die and the wire bond.Type: GrantFiled: December 31, 2020Date of Patent: December 19, 2023Assignee: Texas Instruments IncorporatedInventors: Nazila Dadvand, Bernardo Gallegos
-
Patent number: 11848297Abstract: In a described example, an apparatus includes: a package substrate having a die mount portion and lead portions spaced from the die mount portion; a semiconductor die over the die mount portion having bond pads on an active surface facing away from the package substrate; non-gold bond wires forming electrical connections between at least one of the bond pads and one of the lead portions of the package substrate; a bond stitch on bump connection formed between one of the non-gold bond wires and a bond pad of the semiconductor die, comprising a stitch bond formed on a flex stud bump; and dielectric material covering a portion of the package substrate, the semiconductor die, the non-gold bond wires, the stitch bond and the flex stud bump, forming a packaged semiconductor device.Type: GrantFiled: June 30, 2021Date of Patent: December 19, 2023Assignee: Texas Instruments IncorporatedInventors: Bo-Hsun Pan, Chien-Chang Li, Hung-Yu Chou, Shawn Martin O'Connor, Byron Lovell Williams, Jeffrey Alan West, Zi-Xian Zhan, Sheng-Wen Huang
-
Patent number: 11841454Abstract: A radar system is provided with a plurality of radar units. Each radar unit includes a first processing unit for calculating a distance and a relative speed to an object in the vicinity of each radar unit in accordance with a beat signal, a frequency band of the first modulated waves being a first frequency band, and a modulation period of the first modulated waves being a first modulation period; a second processing unit for calculating a distance to the object in accordance with a beat signal, a frequency band of the second modulated waves being a second frequency band, and a modulation period of the second modulated waves being a second modulation period; and a calculation result determination unit for determining the distance and the relative speed to the object in accordance with calculation results of the first and second processing units.Type: GrantFiled: October 2, 2020Date of Patent: December 12, 2023Assignees: SOKEN, INC., DENSO CORPORATIONInventors: Yusuke Akamine, Takayuki Kitamura, Yasuyuki Miyake
-
Patent number: 11830794Abstract: An HV MOSFET device has a body integrating source conductive regions. Projecting gate structures are disposed above the body, laterally offset with respect to the source conductive regions. Source contact regions, of a first metal, are arranged on the body in electric contact with the source conductive regions, and source connection regions, of a second metal, are arranged above the source contact regions and have a height protruding with respect to the projecting gate structures. A package includes a metal support bonded to a second surface of the body, and a dissipating region, above the first surface of the semiconductor die. The dissipating region includes a conductive plate having a planar face bonded to the source connection regions and spaced from the projecting gate structures. A package mass of dielectric material is disposed between the support and the dissipating region and incorporates the semiconductor die. The dissipating region is a DBC-type insulation multilayer.Type: GrantFiled: July 2, 2021Date of Patent: November 28, 2023Assignee: STMicroelectronics S.r.l.Inventors: Cristiano Gianluca Stella, Fabio Russo
-
Patent number: 11824121Abstract: A semiconductor device and method of manufacturing the semiconductor device are provided. An exemplary semiconductor device comprises a fin disposed over a substrate, wherein the fin includes a channel region and a source/drain region; a gate structure disposed over the substrate and over the channel region of the fin; a source/drain feature epitaxially grown in the source/drain region of the fin, wherein the source/drain feature includes a top epitaxial layer and a lower epitaxial layer formed below the top epitaxial layer, and the lower epitaxial layer includes a wavy top surface; and a contact having a wavy bottom surface matingly engaged with the wavy top surface of the lower epitaxial layer of the source/drain feature.Type: GrantFiled: March 27, 2023Date of Patent: November 21, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chia-Ta Yu, Yen-Chieh Huang, Wei-Yuan Lu, Feng-Cheng Yang, Yen-Ming Chen
-
Patent number: 11810881Abstract: A semiconductor device includes an insulating layer, a barrier electrode layer formed on the insulating layer, a Cu electrode layer that includes a metal composed mainly of copper and that is formed on a principal surface of the barrier electrode layer, and an outer-surface insulating film that includes copper oxide, that coats an outer surface of the Cu electrode layer, and that is in contact with the principal surface of the barrier electrode layer.Type: GrantFiled: December 1, 2022Date of Patent: November 7, 2023Assignee: ROHM CO., LTD.Inventors: Bungo Tanaka, Keiji Wada, Satoshi Kageyama
-
Patent number: 11804465Abstract: A semiconductor includes: a substrate; a circuit pattern on the substrate, and including a first region, a second region located away from the first region, and a third region between the first region and the second region; a first chip disposed in the second region and including a diode; a second chip disposed in the third region, the second chip including a vertical transistor having a source pad disposed on a surface opposite to a surface facing the third region in a thickness direction of the substrate, and a gate pad disposed at a position different from the source pad; a first wire including a first bonded portion bonded to the first region, a second bonded portion bonded to the second chip, and a third bonded portion bonded to the first chip; and a second wire arranged to be adjacent to the first wire with the gate pad sandwiched therebetween.Type: GrantFiled: January 21, 2020Date of Patent: October 31, 2023Assignee: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Tatsushi Kaneda, Hirotaka Oomori, Ren Kimura, Toru Hiyoshi
-
Patent number: 11804478Abstract: A semiconductor device A1 includes a substrate 3, a conductive section 5 formed on the substrate 3 and including a conductive material, a lead 1A located on the substrate 3, a semiconductor chip 4A located on the lead 1A, a control chip 4G located on the substrate 3 and electrically connected to the conductive section 5 and the semiconductor chip 4A for controlling an operation of the semiconductor chip 4A, and a resin 7 covering the semiconductor chip 4A, the control chip 4G, at least a part of the substrate 3 and a part of the lead 1A. This configuration contributes to achieving a higher level of integration of the semiconductor device.Type: GrantFiled: June 28, 2022Date of Patent: October 31, 2023Assignee: ROHM CO., LTD.Inventors: Yuji Ishimatsu, Ryuichi Furutani
-
Patent number: 11804453Abstract: A semiconductor device includes a semiconductor element, a lead frame, a conductive member, a resin composition and a sealing resin. The semiconductor element has an element front surface and an element back surface facing away in a first direction. The semiconductor element is mounted on the lead frame. The conductive member is bonded to the lead frame, electrically connecting the semiconductor element and the lead frame. The resin composition covers a bonded region where the conductive member and lead frame are bonded while exposing part of the element front surface. The sealing resin covers part of the leadframe, the semiconductor element, and the resin composition. The resin composition has a greater bonding strength with the lead frame than a bonding strength between the sealing resin and lead frame and a greater bonding strength with the conductive member than a bonding strength between the sealing resin and conductive member.Type: GrantFiled: December 2, 2022Date of Patent: October 31, 2023Assignee: ROHM CO., LTD.Inventors: Hidetoshi Abe, Makoto Ikenaga, Kensei Takamoto
-
Patent number: 11804424Abstract: A semiconductor device includes a carrier, a first external contact, a second external contact, and a semiconductor die. The semiconductor die has a first main face, a second main face opposite to the first main face, a first contact pad disposed on the first main face, a second contact pad disposed on the second main face, a third contact pad disposed on the second main face, and a vertical transistor. The semiconductor die is disposed with the first main face on the carrier. A clip connects the second contact pad to the second external contact. A first bond wire is connected between the third contact pad and the first external contact. The first bond wire is disposed at least partially under the clip.Type: GrantFiled: December 1, 2020Date of Patent: October 31, 2023Assignee: Infineon Technologies Austria AGInventors: Ralf Otremba, Chii Shang Hong, Jo Ean Joanna Chye, Teck Sim Lee, Hui Kin Lit, Ke Yan Tean, Lee Shuang Wang, Wei-Shan Wang
-
Patent number: 11798870Abstract: There is provided a semiconductor device including: a conductive support including a first die pad and a second die pad having a potential different from a potential of the first die pad; a first semiconductor element mounted on the first die pad; a second semiconductor element mounted on the second die pad; and a sealing resin that covers the first semiconductor element, the second semiconductor element, and at least a portion of the conductive support.Type: GrantFiled: September 7, 2021Date of Patent: October 24, 2023Assignee: ROHM CO., LTD.Inventors: Yoshizo Osumi, Hiroaki Matsubara, Tomohira Kikuchi
-
Patent number: 11791303Abstract: A semiconductor package may include a semiconductor chip on a package substrate. The semiconductor package may include a plurality of conductive connections connecting the semiconductor chip to the package substrate may be disposed, a plurality of towers which are apart from one another and each include a plurality of memory chips may be disposed, wherein a lowermost memory chip of each of the plurality of towers overlaps the semiconductor chip from a top-down view. The semiconductor package further includes a plurality of adhesive layers be attached between the lowermost memory chip of each of the plurality of towers and the semiconductor chip.Type: GrantFiled: January 19, 2023Date of Patent: October 17, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyungu Kang, Jaekyu Sung
-
Patent number: 11791397Abstract: The structure of a semiconductor device with negative capacitance (NC) dielectric structures and a method of fabricating the semiconductor device are disclosed. A method of fabricating the semiconductor device includes forming a fin structure with a fin base portion and a fin top portion on a substrate, forming a spacer structure in a first region of the fin top portion, and forming a gate structure on a second region of the fin top portion. The spacer structure includes a first NC dielectric material and the gate structure includes a gate dielectric layer with a second NC dielectric material different from the first NC dielectric material.Type: GrantFiled: February 27, 2023Date of Patent: October 17, 2023Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chansyun David Yang, Keh-Jeng Chang, Chan-Lon Yang
-
Patent number: 11776891Abstract: A semiconductor device includes a semiconductor element, a first lead including a mounting portion for the semiconductor element and a first terminal portion connected to the mounting portion, and a sealing resin covering the semiconductor element and a portion of the first lead. The mounting portion has a mounting-portion front surface and a mounting-portion back surface opposite to each other in a thickness direction, with the semiconductor element mounted on the mounting-portion front surface. The sealing resin includes a resin front surface, a resin back surface and a resin side surface connecting the resin front surface and the resin back surface. The mounting-portion back surface of the first lead is flush with the resin back surface. The first terminal portion includes a first-terminal-portion back surface exposed from the resin back surface, in a manner such that the first-terminal-portion back surface extends to the resin side surface.Type: GrantFiled: February 3, 2023Date of Patent: October 3, 2023Assignee: ROHM CO., LTD.Inventors: Koshun Saito, Yasufumi Matsuoka
-
Patent number: 11776957Abstract: A method of forming a power rail to semiconductor devices comprising removing a portion of the gate structure forming a gate cut trench separating a first active region of fin structures from a second active region of fin structures. A conformal etch stop layer is formed in the gate cut trench. A fill material is formed on the conformal etch stop layer filling at least a portion of the gate cut trench. The fill material has a composition that is etched selectively to the conformal etch stop layer. A power rail is formed in the gate cut trench. The conformal etch stop layer obstructs lateral etching during forming the power rail to substantially eliminate power rail to gate structure shorting.Type: GrantFiled: December 7, 2022Date of Patent: October 3, 2023Assignee: TESSERA LLCInventors: Marc A. Bergendahl, Andrew M. Greene, Rajasekhar Venigalla
-
Patent number: 11770980Abstract: An electronic device may include a semiconductor memory, and the semiconductor memory may include a multilayer synthetic anti-ferromagnetic (Multi SAF) structure including a first ferromagnetic layer, a second ferromagnetic layer, and a spacer layer interposed between the first ferromagnetic layer and the second ferromagnetic layer, wherein the spacer layer may include n non-magnetic layers and n?1 magnetic layers that are disposed such that each of the n non-magnetic layers and each of the n?1 magnetic layers are alternately stacked, wherein n indicates an odd number equal to or greater than 3, wherein the n?1 magnetic layers and n non-magnetic layers may be configured to effectuate an antiferromagnetic exchange coupling with at least one of the first ferromagnetic layer and the second ferromagnetic layer.Type: GrantFiled: August 12, 2020Date of Patent: September 26, 2023Assignee: SK HYNIX INC.Inventors: Tae Young Lee, Guk Cheon Kim, Soo Gil Kim, Min Seok Moon, Jong Koo Lim, Sung Woong Chung
-
Patent number: 11769697Abstract: An embodiment provides an epitaxial water evaluation method comprising the steps of: cutting a wafer into a first specimen and a second specimen; growing and thermally treating epitaxial layers of the first and second specimens under different conditions; and measuring the diffusion distance of a dopant in each of the epitaxial layers of the first and second specimens.Type: GrantFiled: January 23, 2020Date of Patent: September 26, 2023Assignee: SK SILTRON CO., LTD.Inventors: Jung Kil Park, Ja Young Kim
-
Patent number: 11769703Abstract: A semiconductor element is mounted on a die pad, and electrode pads arranged at an outer circumference of a surface of the semiconductor element are electrically connected to leads by wires, respectively. The semiconductor element, the die pad, and the leads are covered with an encapsulating resin. The semiconductor element has an element region having a high sensitivity with respect to stress, and an element region having a relatively low sensitivity with respect to stress. A recessed portion is formed in a surface of the encapsulating resin at a position above the element region having a high sensitivity with respect to stress.Type: GrantFiled: February 9, 2021Date of Patent: September 26, 2023Assignee: ABLIC INC.Inventor: Mitsuhiro Sakuma