Patents Examined by Marc-Anthony Armand
-
Patent number: 11688722Abstract: A semiconductor device, having a first semiconductor chip including a first side portion at a front surface thereof and a first control electrode formed in the first side portion, a second semiconductor chip including a second side portion at a front surface thereof and a second control electrode formed in the second side portion, a first circuit pattern, on which the first semiconductor chip and the second semiconductor chip are disposed, a second circuit pattern, and a first control wire electrically connecting the first control electrode, the second control electrode, and the second circuit pattern. The first side portion and the second side portion are aligned. The first control electrode and the second control electrode are aligned. The second circuit pattern are aligned with the first control electrode and the second control electrode.Type: GrantFiled: January 21, 2021Date of Patent: June 27, 2023Assignee: FUJI ELECTRIC CO., LTD.Inventors: Mitsuhiro Kakefu, Hiroaki Ichikawa
-
Patent number: 11688698Abstract: The present disclosure discloses a trench Insulated Gate Bipolar Transistor (IGBT) packaging structure and a method for manufacturing the trench Insulated Gate Bipolar Transistor packaging structure. The trench IGBT packaging structure includes: a trench IGBT, which includes an emitting electrode metal layer, and a trench gate electrode; a lead frame, which includes a chip placement area and an emitting electrode lead-out end; a first bonding wire connecting the emitting electrode metal layer and an emitting electrode pin. One end of the first bonding wire is connected to a surface, away from the trench gate electrode, of the emitting electrode metal layer to form a strip-shaped first solder joint, the other end is connected to the emitting electrode lead-out end to form a second solder joint, and an extension direction of the first solder joint is perpendicular to an extension direction of the trench of the trench gate electrode.Type: GrantFiled: August 2, 2019Date of Patent: June 27, 2023Assignee: Gree Electric Appliances, Inc. of ZhuhaiInventors: Saichang Liang, Yingjiang Ma, Bo Shi, Wei Jiang
-
Patent number: 11688747Abstract: There is provided a solid-state imaging device including: a pixel array unit, a plurality of pixels being two-dimensionally arranged in the pixel array unit, a plurality of photoelectric conversion devices being formed with respect to one on-chip lens in each of the plurality of pixels, a part of at least one of an inter-pixel separation unit formed between the plurality of pixels and an inter-pixel light blocking unit formed between the plurality of pixels protruding toward a center of the corresponding pixel in a projecting shape to form a projection portion.Type: GrantFiled: June 22, 2021Date of Patent: June 27, 2023Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Shouichirou Shiraishi, Takuya Maruyama, Shinichiro Yagi, Shohei Shimada, Shinya Sato
-
Patent number: 11688770Abstract: A method for increasing a forward biased safe operating area of a device includes forming a gate; and forming a segmented source close to the gate, wherein the segmented source includes first segments associated with a first threshold voltage and second segments associated with a second threshold voltage different from the first threshold voltage, wherein at least one device characteristic associated with the first segments is different from the same device characteristic associated with the second segments.Type: GrantFiled: December 1, 2021Date of Patent: June 27, 2023Assignee: Infineon Technologies Americas Corp.Inventor: Praveen Shenoy
-
Patent number: 11682611Abstract: A power semiconductor module includes a leadframe having a first die pad, a second die pad separated from the first die pad, a first power lead formed as an extension of the first die pad, a second power lead separated from the first and second die pads, and a first connection region formed as an extension of the second power lead alongside the second die pad. A first plurality of power semiconductor dies is attached to the first die pad and electrically coupled in parallel. A second plurality of power semiconductor dies is attached to the second die pad and electrically coupled in parallel. A first electrical connection extends between the first plurality of power semiconductor dies and the second die pad in a first direction. A second electrical connection extends between the second plurality of power semiconductor dies and the first connection region in the first direction.Type: GrantFiled: June 22, 2020Date of Patent: June 20, 2023Assignee: Infineon Technologies AGInventors: Michael Niendorf, Ludwig Busch, Oliver Markus Kreiter, Christian Neugirg, Ivan Nikitin
-
Patent number: 11682564Abstract: A temporary protective film for semiconductor sealing molding includes a support film and an adhesive layer provided on one surface or both surfaces of the support film and containing a resin and a silane coupling agent. The content of the silane coupling agent in the temporary protective film may be more than 5% by mass and less than or equal to 35% by mass with respect to the total mass of the resin.Type: GrantFiled: September 30, 2021Date of Patent: June 20, 2023Assignee: RESONAC CORPORATIONInventors: Takahiro Kuroda, Tomohiro Nagoya, Naoki Tomori
-
Patent number: 11678518Abstract: A display device includes a substrate, a pixel driver on the substrate, and a display element connected to the pixel driver. The pixel driver includes a conductive layer on the substrate, a buffer layer on the conductive layer, a semiconductor layer on the buffer layer, a gate electrode, the gate electrode overlapping the semiconductor layer, and a source electrode and a drain electrode connected to the semiconductor layer. The buffer layer includes a flattened portion overlapping the conductive layer, and a stepped portion overlapping the periphery of the conductive layer. The semiconductor layer includes a first oxide semiconductor layer on the buffer layer, and a second oxide semiconductor layer on the first oxide semiconductor layer. A width of the first oxide semiconductor layer is larger than a width of the second oxide semiconductor layer, and the first oxide semiconductor layer is on the stepped portion of the buffer layer.Type: GrantFiled: June 10, 2021Date of Patent: June 13, 2023Assignee: LG Display Co., LtdInventors: JungSeok Seo, PilSang Yun, SeHee Park, Jiyong Noh
-
Patent number: 11665910Abstract: A magnetic memory device includes a magnetic tunnel junction pattern on a substrate, a first conductive pattern between the substrate and the magnetic tunnel junction pattern, lower contact plugs between the first conductive pattern and the substrate and disposed at respective sides of the magnetic tunnel junction pattern, and second conductive patterns on the lower contact plugs, respectively. The second conductive patterns connect the lower contact plugs to the first conductive pattern. The second conductive patterns include a ferromagnetic material.Type: GrantFiled: December 9, 2021Date of Patent: May 30, 2023Inventors: Kilho Lee, Gwanhyeob Koh
-
Patent number: 11664298Abstract: A semiconductor module includes a semiconductor device and bus bar. The device includes an insulating substrate, conductive member, switching elements, and first/second input terminals. The substrate has main/back surfaces opposite in a thickness direction, with the conductive member disposed on the main surface. The switching elements are connected to the conductive member. The first input terminal, including a first terminal portion, is connected to the conductive member. The second input terminal, including a second terminal portion overlapping with the first terminal portion in the thickness direction, is connected to the switching elements. The second input terminal is separate from the first input terminal and conductive member in the thickness direction. The bus bar includes first/second terminals. The second terminal, separate from the first terminal in the thickness direction, partially overlaps with the first terminal in the thickness direction.Type: GrantFiled: April 15, 2022Date of Patent: May 30, 2023Assignee: ROHM CO., LTD.Inventors: Masashi Hayashiguchi, Takumi Kanda
-
Patent number: 11656354Abstract: A radar system for tracking UAVs and other low flying objects utilizing wireless networking equipment is provided. The system is implemented as a distributed low altitude radar system where transmitting antennas are coupled with the wireless networking equipment to radiate signals in a skyward direction. A receiving antenna or array receives signals radiated from the transmitting antenna, and in particular, signals or echoes reflected from the object in the skyward detection region. One or more processing components is electronically coupled with the wireless networking equipment and receiving antenna to receive and manipulate signal information to provide recognition of and track low flying objects and their movement within the coverage region. The system may provide detection of objects throughout a plurality of regions by networking regional nodes, and aggregating the information to detect and track UAVs and other low flying objects as they move within the detection regions.Type: GrantFiled: April 4, 2022Date of Patent: May 23, 2023Assignee: Rhombus Systems Group, Inc.Inventor: Erlend Olson
-
Patent number: 11658130Abstract: A packaged electronic device includes a semiconductor die, a conductive plate coupled to a lead, a solder structure and a package structure. The semiconductor die has opposite first and second sides and a terminal exposed along the second side. The conductive plate has opposite first and second sides and an indent that extends into the first side, the conductive plate, and the solder structure extends between the second side of the semiconductor die and the first side of the conductive plate to electrically couple the conductive plate to the terminal, and the solder structure extends into the indent. The package structure encloses the semiconductor die, the conductive plate and a portion of the lead.Type: GrantFiled: December 31, 2020Date of Patent: May 23, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Tianyi Luo, Jonathan Almeria Noquil, Satyendra Singh Chauhan, Osvaldo Jorge Lopez, Lance Cole Wright
-
Patent number: 11658135Abstract: A semiconductor device comprises a substrate having a first surface and a second surface opposite the first surface, at least one connection element arranged on the first surface of the substrate to electrically and mechanically connect the substrate to a printed circuit board, and a radar semiconductor chip arranged on the first surface of the substrate.Type: GrantFiled: January 21, 2020Date of Patent: May 23, 2023Assignee: Infineon Technologies AGInventors: Ernst Seler, Markus Josef Lang, Maciej Wojnowski
-
Patent number: 11650169Abstract: A system and methods for measuring soil properties characteristics, the system comprising: at least one probe configured to be inserted into the soil, the probe comprising a plurality of antennas; a radio link characterization unit for transmitting a radio signal from at least one of the antennas and receiving a propagated radio signal from at least one of the antennas to yield at least one radio link; and a processor for converting the radio link characteristics into the soil properties characteristics.Type: GrantFiled: April 29, 2021Date of Patent: May 16, 2023Assignee: VAYYAR IMAGING LTD.Inventors: Harel Golombek, Shachar Shayovitz
-
Patent number: 11646258Abstract: An electronic device and method is disclosed. In one example, the electronic device includes an electrically insulating material, a first load electrode arranged on a first surface of the electrically insulating material, and a second load electrode arranged on a second surface of the electrically insulating material opposite to the first surface, wherein the load electrodes are separated by the electrically insulating material along the entire length on which the load electrodes have opposite sections, wherein surfaces of the load electrodes facing away from the electrically insulating material are uncovered by the electrically insulating material.Type: GrantFiled: July 31, 2020Date of Patent: May 9, 2023Assignee: Infineon Technologies AGInventors: Edward Fuergut, Thomas Basler, Reinhold Bayerer, Ivan Nikitin
-
Patent number: 11640937Abstract: In a method for forming a semiconductor device, a plurality of conductive lines is formed as a part of a first wiring level of the semiconductor device. The first wiring level is positioned over a first level having a plurality of transistor devices. The plurality of conductive lines extends parallel to the first level. In addition, a programmable horizontal bridge is formed that extends parallel to the first level, and electrically connects a first conductive line and a second conductive line of the plurality of conductive lines in the first wiring level. The programmable horizontal bridge is formed based on a programmable material that changes phase between a conductive state and a non-conductive state according to a current pattern delivered to the programmable horizontal bridge.Type: GrantFiled: June 2, 2021Date of Patent: May 2, 2023Assignee: Tokyo Electron LimitedInventors: H. Jim Fulford, Mark I. Gardner, Anton J. deVilliers
-
Patent number: 11640955Abstract: A multi-chip package includes a first die having temperature sensors and a second die. The first die generates temperature deviation information of m (m<n) bits based on temperature information of n bits produced by the temperature sensors. The first die provides the temperature deviation information of m bits rather than the temperature information of n bits to the second die. An internal operation of the second die is controlled using the temperature deviation information output by the first die.Type: GrantFiled: February 24, 2022Date of Patent: May 2, 2023Assignee: Samsung Electronics Co., Ltd.Inventor: Min-Sang Park
-
Patent number: 11637196Abstract: Present disclosure provides a method for forming a semiconductor structure, including forming a dielectric layer over a semiconductor substrate, patterning an insulator stripe over the semiconductor substrate, including forming an insulator layer over the semiconductor substrate and at a bottom of the insulator stripe, depositing a semiconductor capping layer continuously over the insulator stripe, wherein the semiconductor capping layer includes crystalline materials, wherein the semiconductor capping layer is free from being in direct contact with the semiconductor substrate, and cutting off the semiconductor capping layer between the insulator stripes, forming a gate, wherein the gate is in direct contact with the semiconductor capping layer, a first portion of the semiconductor capping layer covered by the gate is configured as a channel structure, and forming a conductible region at a portion of the insulator stripe not covered by the gate stripe by a regrowth operation.Type: GrantFiled: March 4, 2022Date of Patent: April 25, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Chi-Yi Chuang, Ching-Wei Tsai, Kuan-Lun Cheng, Chih-Hao Wang
-
Patent number: 11631632Abstract: In a described example, an apparatus includes: a package substrate having a die mount portion and lead portions; at least one semiconductor device die over the die mount portion of the package substrate, the semiconductor device die having bond pads on an active surface facing away from the package substrate; electrical connections between at least one of the bond pads and one of the lead portions; a post interconnect over at least one of the bond pads, the post interconnect extending away from the active surface of the semiconductor device die; and a dielectric material covering a portion of the package substrate, the semiconductor device die, a portion of the post interconnect, and the electrical connections, forming a packaged semiconductor device, wherein the post interconnect extends through the dielectric material and had an end facing away from the semiconductor device die that is exposed from the dielectric material.Type: GrantFiled: December 28, 2020Date of Patent: April 18, 2023Assignee: Texas Instruments IncorporatedInventors: Christopher Daniel Manack, Sreenivasan Kalyani Koduri
-
Patent number: 11626399Abstract: Provided is a semiconductor device which is a facedown mounting, chip-size-package-type semiconductor device and includes: a transistor element including a first electrode, a second electrode, and a control electrode which controls a conduction state between the first electrode and the second electrode; a plurality of first resistor elements each including a first electrode and a second electrode, the first electrodes of the first resistor elements being electrically connected to the second electrode of the transistor element; one or more external resistance terminals to which the second electrodes of the plurality of first resistor elements are physically connected; a first external terminal electrically connected to the first electrode of the transistor element; and an external control terminal electrically connected to the control electrode.Type: GrantFiled: February 1, 2022Date of Patent: April 11, 2023Assignee: NUVOTON TECHNOLOGY CORPORATION JAPANInventors: Kazuma Yoshida, Ryosuke Okawa, Tsubasa Inoue
-
Patent number: 11626345Abstract: An electronic device includes a printed circuit board (PCB) that supports an integrated circuit (IC) chip. The device also includes a lid over the IC chip. A thermal interface material (TIM) is configured to transfer thermal energy from the IC chip to the lid. A heat spreader forms a cavity in communication with the lid. The heat spreader is at least partially filled with a liquid that is configured to change phases during operation of the IC chip.Type: GrantFiled: August 16, 2021Date of Patent: April 11, 2023Assignee: Aptiv Technologies LimitedInventors: Scott D. Brandenburg, David W. Zimmerman