Patents Examined by Matthew Reames
-
Patent number: 9548442Abstract: A magnetoresistive structure having two dielectric layers, and method of manufacturing same, includes a free magnetic layer positioned between the two dielectric layers. The method of manufacture comprises at least two etch processes and at least an encapsulation process interposed therebetween wherein the encapsulation is formed on sidewalls of the partially formed magnetoresistive stack between etch processes.Type: GrantFiled: July 12, 2015Date of Patent: January 17, 2017Assignee: Everspin Technologies, Inc.Inventors: Sanjeev Aggarwal, Kerry Nagel, Jason Janesky
-
Patent number: 9548238Abstract: A method for manufacturing a semiconductor device, comprises forming an organic planarization layer on a plurality of gates on a substrate, wherein the plurality of gates each include a spacer layer thereon, forming an oxide layer on the organic planarization layer, removing a portion of the oxide layer to expose the organic planarization layer, stripping the organic planarization layer to form a cavity, patterning a direct lithographically-patternable gap dielectric on at least one of the gates in the cavity, and depositing a conductive contact in a remaining portion of the cavity.Type: GrantFiled: August 12, 2013Date of Patent: January 17, 2017Assignee: GLOBALFOUNDRIES INC.Inventors: Szu-Lin Cheng, Jack O. Chu, Isaac Lauer, Jeng-Bang Yau
-
Patent number: 9543269Abstract: A system-level packaging method includes providing a packaging substrate having a first functional surface and a second surface with wiring arrangement within the packaging substrate and between the first functional surface and the second surface. The method also includes forming at least two package layers on the first functional surface of the packaging substrate, wherein each package layer is formed by subsequently forming a mounting layer, a sealant layer, and a wiring layer. Further, the method includes forming a top sealant layer and planting connection balls on the second functional surface of the packaging substrate.Type: GrantFiled: March 22, 2012Date of Patent: January 10, 2017Assignee: NANTONG FUJITSU MICROELECTRONICS CO., LTD.Inventors: Yujuan Tao, Lei Shi, Honghui Wang
-
Patent number: 9543387Abstract: A semiconductor device includes a gate structure located on a substrate and a raised source/drain region adjacent to the gate structure. The raised source/drain region includes: a first epitaxial-grown doped layer of the raised source/drain region in contact with the substrate; a second epitaxial-grown doped layer on the first epitaxial-grown doped layer and including a same dopant species as the first epitaxial-grown doped layer, wherein the second epitaxial-grown doped layer includes a higher dopant concentration than the first epitaxial-grown doped layer and interfacing the gate structure by using a predetermined distance; and a third epitaxial-grown doped layer on the second epitaxial-grown doped layer and including the same dopant species as the first epitaxial-grown doped layer, wherein the third epitaxial-grown doped layer includes a higher dopant concentration than the second epitaxial-grown doped layer.Type: GrantFiled: March 10, 2014Date of Patent: January 10, 2017Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Shih-Chieh Chang, Ying-Min Chou, Yi-Ming Huang, Wen-Chu Hsiao, Hsiu-Ting Chen, Huai-Tei Yang
-
Patent number: 9536737Abstract: A process of fabricating a nanostructure is disclosed. The process is effected by growing the nanostructure in situ within a trench formed in a substrate and having therein a metal catalyst selected for catalyzing the nanostructure growth, under the conditions in which the growth is guided by the trench. Also disclosed are nanostructure systems comprising a nanostructure, devices containing such systems and uses thereof.Type: GrantFiled: January 1, 2012Date of Patent: January 3, 2017Assignee: Tracense Systems Ltd.Inventors: Fernando Patolsky, Alexander Pevzner, Yoni Engel, Roey Elnathan, Alexander Tsukernik, Zahava Barkay
-
Patent number: 9536966Abstract: A semiconductor device includes a III-N layer, a plurality of parallel conductive fingers on the III-N layer, an insulator layer over the III-N layer, and a gate. The plurality of parallel conductive fingers includes a source and drain bus, a plurality of source fingers coupled to the source bus and extending from the source bus towards the drain bus to respective source finger ends, and a plurality of drain fingers coupled to the drain bus and extending from the drain bus towards the source bus to respective drain finger ends, the drain fingers being interdigitated between the source fingers. The gate comprises a plurality of straight and a plurality of connecting sections, each straight section between a source finger and adjacent drain finger, and the connecting sections each joining two adjacent straight sections and curving around a respective source or drain finger end.Type: GrantFiled: December 15, 2015Date of Patent: January 3, 2017Assignee: Transphorm Inc.Inventor: Tsutomu Ogino
-
Patent number: 9536994Abstract: A minute transistor and the method of manufacturing the minute transistor. A source electrode layer and a drain electrode layer are each formed in a corresponding opening formed in an insulating layer covering a semiconductor layer. The opening of the source electrode layer and the opening of the drain electrode layer are formed separately in two distinct steps. The source electrode layer and the drain electrode layer are formed by depositing a conductive layer over the insulating layer and in the openings, and subsequently removing the part located over the insulating layer by polishing. This manufacturing method allows for the source electrode later and the drain electrode layer to be formed close to each other and close to a channel forming region of the semiconductor layer. Such a structure leads to a transistor having high electrical characteristics and a high manufacturing yield even in the case of a minute structure.Type: GrantFiled: August 7, 2014Date of Patent: January 3, 2017Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Toshihiko Saito, Atsuo Isobe, Kazuya Hanaoka, Sho Nagamatsu
-
Patent number: 9536872Abstract: A semiconductor chip includes a substrate including a surface, an active transistor region and a substrate contact region formed on the substrate, a shallow trench isolation (STI) area formed in the surface and disposed at least partially between the active transistor region and the substrate contact region, and at least one capacitor at least partially buried in the STI area.Type: GrantFiled: October 22, 2014Date of Patent: January 3, 2017Assignee: Infineon Technologies AGInventor: Hartmud Terletzki
-
Patent number: 9530802Abstract: An array substrate according to an embodiment includes a gate line and a data line in a display region and crossing each other to define a pixel region; first and second auxiliary patterns in a non-display region; a gate insulating layer between the gate and data lines and the first and second auxiliary patterns; a passivation layer on the data line and the second auxiliary pattern and including first and second contact holes respectively exposing the first and second auxiliary patterns; a planarization layer on the passivation layer and including first and second pack holes, which respectively correspond to the first and second contact holes; a bridge pattern between the first and second pack holes and overlapping the second auxiliary pattern; a pixel electrode on the planarization layer and in the pixel region; and a connection pattern on the bridge pattern and contacting the first and second auxiliary patterns.Type: GrantFiled: November 26, 2014Date of Patent: December 27, 2016Assignee: LG Display Co., Ltd.Inventors: Jin-Su Kim, Sung-Jin Um, Jin-Hyung Jung
-
Patent number: 9520455Abstract: A subpixel structure for a display device and a method of fabricating the display device are discussed. The subpixel structure can include a light emitting diode, a first switching transistor having a first gate electrode and a first active layer, a driving transistor having a second gate electrode and a second active layer, a second switching transistor including a third gate electrode and a third active layer, and at least one of the first, second and third gate electrodes is disposed between the corresponding first, second and third active layers and a substrate.Type: GrantFiled: July 6, 2015Date of Patent: December 13, 2016Assignee: LG DISPLAY CO., LTD.Inventors: Kum-Mi Oh, Kyung-Mo Son, Sung-Hoon Kim
-
Patent number: 9515049Abstract: Embodiments of a flexibly-wrapped integrated circuit die device and a method for mounting a flexibly-wrapped integrated circuit die to a substrate are disclosed. In some embodiments, the flexibly-wrapped integrated circuit die device includes a substrate and a flexible integrated circuit die coupled to the substrate in a substantially vertical orientation with reference to a surface of the substrate.Type: GrantFiled: December 19, 2013Date of Patent: December 6, 2016Assignee: Intel CorporationInventors: Sven Albers, Michael Skinner, Hans-Joachim Barth, Peter Baumgartner, Harald Gossner
-
Patent number: 9515069Abstract: A semiconductor die includes a substrate and an insulation layer over the substrate. The semiconductor die also includes a plurality of P-metal gate areas within the insulation layer and over a first device region. The semiconductor device further includes a plurality of N-metal gate areas within the insulation layer and over the first device region. The semiconductor device additionally includes a plurality of dummy P-metal gate areas within the insulation layer and over a second device region. The semiconductor device also includes a plurality of dummy N-metal gate areas within the insulation layer and over the second device region. At least one N-metal gate area individually differs in size compared to at least one P-metal gate area. At least one dummy P-metal gate area individually differs in size compared to at least one dummy N-metal gate area.Type: GrantFiled: December 1, 2015Date of Patent: December 6, 2016Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Harry-Hak-Lay Chuang, Ming Zhu
-
Patent number: 9515140Abstract: A method that includes forming a pattern of strained material and relaxed material on a substrate; forming a strained device in the strained material; and forming a non-strained device in the relaxed material is disclosed. In one embodiment, the strained material is silicon (Si) in either a tensile or compressive state, and the relaxed material is Si in a normal state. A buffer layer of silicon germanium (SiGe), silicon carbon (SiC), or similar material is formed on the substrate and has a lattice constant/structure mis-match with the substrate. A relaxed layer of SiGe, SiC, or similar material is formed on the buffer layer and places the strained material in the tensile or compressive state. In another embodiment, carbon-doped silicon or germanium-doped silicon is used to form the strained material. The structure includes a multi-layered substrate having strained and non-strained materials patterned thereon.Type: GrantFiled: January 16, 2008Date of Patent: December 6, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Kangguo Cheng, Ramachandra Divakaruni
-
Patent number: 9515144Abstract: Example embodiments relate to a fin-type graphene device. The fin-type graphene device includes a substrate, a graphene channel layer substantially vertical to the substrate, a gate insulating layer that covers one side surface of the graphene channel layer, a gate electrode on the gate insulating layer, and a source electrode and a drain electrode that are formed separately from each other on other side surface of the graphene channel layer.Type: GrantFiled: June 23, 2015Date of Patent: December 6, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Minhyun Lee, Jaeho Lee, Jin-seong Heo, Kiyoung Lee
-
Patent number: 9508750Abstract: A gate wiring, a source electrode, a source-electrode connecting wiring, a pixel electrode, a gate-terminal extraction electrode, and a source-terminal extraction electrode are formed in the same layer on a planarization insulating film. The gate wiring is connected to a gate electrode through a gate-electrode-portion contact hole. The source electrode is connected to a semiconductor film through a source-electrode-portion contact hole. The source-electrode connecting wiring is connected to the semiconductor film and a source wiring through the source-electrode-portion contact hole and a source-wiring-portion contact hole, respectively. The pixel electrode is connected to the semiconductor film through a drain (pixel)-electrode-portion contact hole.Type: GrantFiled: November 25, 2014Date of Patent: November 29, 2016Assignee: Mitsubishi Electric CorporationInventors: Kyosuke Hiwatashi, Kazunori Inoue, Kouji Oda, Nobuaki Ishiga, Kensuke Nagayama, Naoki Tsumura
-
Patent number: 9508857Abstract: A thin film transistor display panel a includes a transparent substrate; a gate electrode positioned on the substrate; a gate insulating layer positioned on the gate electrode; a semiconductor layer positioned on the gate insulating layer and including a channel region; a source electrode and a drain electrode positioned on the semiconductor layer and facing each other; and a passivation layer configured to cover the source electrode, the drain electrode, and the semiconductor layer, wherein the semiconductor layer includes a relatively thick first portion between the source electrode and the gate electrode and a relatively thinner second portion between the drain electrode and the gate electrode overlap, the relatively thick first portion being sufficiently thick to substantially reduce a charge trapping phenomenon that may otherwise occur at a gate electrode to gate dielectric interface if the first portion were as thin as the second portion.Type: GrantFiled: March 2, 2015Date of Patent: November 29, 2016Assignees: SAMSUNG DISPLAY CO., LTD., KOOKMIN UNIVERSITY INDUSTRY ACADEMY COOPERATION FOUNDATIONInventors: Byung Du Ahn, Ji Hun Lim, Jun Hyung Lim, Dae Hwan Kim, Jae Hyeong Kim, Je Hun Lee, Hyun Kwang Jung
-
Patent number: 9502552Abstract: There is provided a silicon carbide semiconductor device having an improved switching characteristic. A MOSFET includes a silicon carbide layer, a gate insulating film, a gate electrode, and a source electrode. The silicon carbide layer includes a drift region, a body region, and a contact region. The source electrode is in contact with the contact region in a main surface. The MOSFET is configured such that contact resistance of the source electrode with respect to the contact region is not less than 1×10?4 ?cm2 and not more than 1×10?1 ?cm2. Moreover, when viewed in a plan view of the main surface, an area of the contact region is not less than 10% of an area of the body region.Type: GrantFiled: July 17, 2015Date of Patent: November 22, 2016Assignee: Sumitomo Electric Industries, Ltd.Inventors: Kosuke Uchida, Toru Hiyoshi
-
Patent number: 9502300Abstract: The present disclosure provides a method for forming micro-electro-mechanical-system (MEMS) devices. The method includes providing a plurality of wafers; bonding a front surface of at least a first wafer onto a front surface of a second wafer; trimming an edge of and thinning the at least first wafer after the at least first wafer is bonded onto the second wafer; and bonding a first supporting plate onto a front surface of a third wafer. The method further includes thinning a back surface of the third wafer and forming alignment marks on a thinned back surface of the third wafer; bonding a second supporting plate onto the thinned back surface of the third wafer according to the alignment marks; and removing the first supporting plate and bonding the at least first wafer onto the third wafer according to the alignment marks to form a stack structure.Type: GrantFiled: September 16, 2015Date of Patent: November 22, 2016Assignee: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) CORPORATIONInventor: Wei Xu
-
Patent number: 9502628Abstract: A method is provided for manufacturing a LED package base including providing a metal core substrate having a top surface and a bottom surface and forming two first trenches in the metal core substrate. The first trenches extend from the top surface to the bottom surface. The method further includes at least partially filling in the first trenches with first dielectric material to form dielectric isolations. The dielectric isolations divide the metal core substrate into three metal core portions. Two of the metal core portions may be configured to serve as LED package electrodes. The method also includes applying a second dielectric material to cover at least a portion of the first dielectric material, and forming a conductive layer over the second dielectric material to form circuit contacts. The conductive layer includes a first conductive material.Type: GrantFiled: November 6, 2013Date of Patent: November 22, 2016Assignee: STARLITE LED INC.Inventors: Pao Chen, Chung Chi Chang, Ming Chieh Huang
-
Patent number: 9496289Abstract: A thin film transistor array panel includes: a substrate; a gate line and a common voltage line electrically separated from each other and elongated parallel with each other on the substrate; a gate insulating layer on the gate line and the common voltage line; a first passivation layer on the gate insulating layer; a common electrode on the first passivation layer; a second passivation layer on the common electrode; and a pixel electrode and a connection member on the second passivation layer and electrically separated from each other. The connection member is elongated in a horizontal direction parallel with the gate line and connects the common voltage line and the common electrode to each other.Type: GrantFiled: November 25, 2014Date of Patent: November 15, 2016Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Jung Ouck Ahn, Seung Sok Son