Patents Examined by Matthew Smith
-
Patent number: 7989229Abstract: Processes for inspecting a surface during device fabrication include contacting the surface with a tactile sensor. The tactile sensor is an electroluminescent tactile sensor array or a current electrode sensor array or a capacitive sensor array. The sensor is configured to convert local stress resulting from contact with the surface into light intensity and/or modulation in local current density. Both the light intensity and current density are linearly proportional to the local stress. The image stress provided by the sensor can then be captured by focusing the light intensity onto a suitable detector to provide a topographical image of the surface. Current density can alternatively be directly sensed via high resolution electrode array.Type: GrantFiled: September 10, 2007Date of Patent: August 2, 2011Assignee: International Business Machines CorporationInventor: James H. Covell
-
Patent number: 7989965Abstract: A system for dispensing an underfill material between an integrated circuit (IC) chip and a substrate includes a platform at which the underfill material is supplied. The IC chip and the substrate are mounted at the periphery of the platform. The platform rotates and facilitates the movement of the underfill material toward the IC chip and the substrate. The system further includes a Bernoulli tube that is located proximate to the IC chip and the substrate. The Bernoulli tube generates a low pressure in the proximity of the IC packages. The low pressure facilitates the dispensing of the underfill material between the IC chip and the substrate.Type: GrantFiled: July 16, 2009Date of Patent: August 2, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Vittal Raja Manikam, Yit Meng Lee, Vemal Raja Manikam
-
Method of manufacturing a micro-electrical-mechanical system with thermally isolated active elements
Patent number: 7989249Abstract: A method of manufacturing a micro-electrical-mechanical system with thermally isolated active elements. Such a system may embody a bolometer, which is well suited for detecting electromagnetic radiation between 90 GHz and 30 THz while operating at room temperature. The method also discloses a generalized process for manufacturing circuitry incorporating active and passive micro-electrical-mechanical systems in a silicon wafer.Type: GrantFiled: February 4, 2009Date of Patent: August 2, 2011Assignee: Northrop Grumman Systems CorporationInventors: Nathan Bluzer, Silai V. Krishnaswamy, Philip C. Smith -
Patent number: 7989852Abstract: An integrated circuit includes N plane-like metal layers. A first plane-like metal layer includes M contact portions that communicate with the N plane-like metal layers, respectively. The first plane-like metal layer and the N plane-like metal layers are located separate planes. First and second drain regions have a symmetric shape across at least one of horizontal and vertical centerlines. First and second gate regions have a first shape that surrounds the first and second drain regions, respectively. First and second source regions are arranged adjacent to and on one side of the first gate region, the second gate region and the connecting region. The first source region, the second source region, the first drain region and the second drain region communicate with at least two of the N plane-like metal layers.Type: GrantFiled: May 30, 2008Date of Patent: August 2, 2011Assignee: Marvell World Trade Ltd.Inventor: Sehat Sutardja
-
Patent number: 7989329Abstract: A method and apparatus for removing excess dopant from a doped substrate is provided. In one embodiment, a substrate is doped by surfaced deposition of dopant followed by formation of a capping layer and thermal diffusion drive-in. A reactive etchant mixture is provided to the process chamber, with optional plasma, to etch away the capping layer and form volatile compounds by reacting with excess dopant. In another embodiment, a substrate is doped by energetic implantation of dopant. A reactive gas mixture is provided to the process chamber, with optional plasma, to remove excess dopant adsorbed on the surface and high-concentration dopant near the surface by reacting with the dopant to form volatile compounds. The reactive gas mixture may be provided during thermal treatment, or it may be provided before or after at temperatures different from the thermal treatment temperature. The volatile compounds are removed.Type: GrantFiled: December 21, 2007Date of Patent: August 2, 2011Assignee: Applied Materials, Inc.Inventors: Kartik Ramaswamy, Kenneth S. Collins, Biagio Gallo, Hiroji Hanawa, Majeed A. Foad, Martin A. Hilkene, Kartik Santhanam, Matthew D. Scotney-Castle
-
Patent number: 7985632Abstract: A method for forming a wire in a layer based on a monocrystalline or amorphous material. The method forms two trenches in the layer, crossing through one face of the layer, separated from each other by one portion of the layer, by an etching of the layer on which is arranged an etching mask, and anneals, under hydrogenated atmosphere, the layer, the etching mask being maintained on the layer during the annealing. The depths and widths of the sections of the two trenches, and the width of a section of the portion of the layer, are such that the annealing eliminates a part of the portion of the layer, the two trenches then forming a single trench in which a remaining part of the portion of the layer forms the wire.Type: GrantFiled: December 20, 2007Date of Patent: July 26, 2011Assignee: Commissariat a l'Energie AtomiqueInventors: Jean-Charles Barbe, Erwan Dornel, Francois De Crecy, Joel Eymery
-
Patent number: 7985631Abstract: A method for packaging an integrated circuit. A barrier metal pattern is disposed on a baseplate. A conductive layer is disposed on the barrier metal pattern. A photoresist having a pattern is applied to the conductive layer. A via is then disposed on the conductive layer. An integrated circuit is coupled to the via and encapsulated. Then, at least a part of the baseplate is removed. An integrated circuit package is produced by the method.Type: GrantFiled: April 19, 2010Date of Patent: July 26, 2011Assignee: Broadcom CorporationInventor: Tonglong Zhang
-
Patent number: 7985660Abstract: The present invention provides a method for manufacturing an SOI wafer, including: a step of preparing a base wafer consisting of a p+ silicon single crystal wafer and a bond wafer consisting of a silicon single crystal wafer containing a dopant at a lower concentration than that in the base wafer; a step of forming a silicon oxide film on an entire surface of the base wafer based on thermal oxidation; a step of bonding the bond wafer to the base wafer through the silicon oxide film; and a step of reducing a thickness of the bond wafer to form an SOI layer, wherein a step of forming a CVD insulator film on a surface on an opposite side of a bonding surface of the base wafer is provided before the thermal oxidation step for the base wafer.Type: GrantFiled: April 16, 2008Date of Patent: July 26, 2011Assignee: Shin Etsu Handotai Co., Ltd.Inventors: Isao Yokokawa, Hiroshi Takeno, Nobuhiko Noto
-
Patent number: 7985990Abstract: A symmetrical circuit is disclosed (FIG. 4). The circuit includes a first transistor (220) having a first channel in a substantial shape of a parallelogram (FIG. 5A) with acute angles. The first transistor has a first current path (506) oriented in a first crystal direction (520). A first control gate (362) overlies the first channel. A second transistor (222) is connected to the first transistor and has a second channel in the substantial shape of a parallelogram with acute angles. The second transistor has a second current path (502) oriented parallel to the first current path. A second control gate (360) overlies the second channel.Type: GrantFiled: August 11, 2009Date of Patent: July 26, 2011Assignee: Texas Instruments IncorporatedInventors: Ashesh Parikh, Anand Seshadri
-
Patent number: 7981708Abstract: A method of fabricating a pixel structure is provided. A gate electrode is formed on a substrate, and a dielectric layer is formed on the gate electrode. A patterned metal oxide semiconductor layer and a patterned metallic etching stop layer are formed on the dielectric layer above the gate electrode. A first conductive layer is formed to cover the patterned metallic etching stop layer and the dielectric layer. The first conductive layer is patterned by using the patterned metallic etching stop layer as an etching stop layer to form a source and a drain. A second conductive layer is formed to cover the source, the drain and the dielectric layer. The second conductive layer is patterned by using the patterned metallic etching stop layer as an etching stop layer to form a first electrode layer. The patterned metallic etching stop layer exposed between the source and the drain is removed.Type: GrantFiled: October 20, 2010Date of Patent: July 19, 2011Assignee: Au Optronics CorporationInventors: Liu-Chung Lee, Hung-Che Ting, Chia-Yu Chen
-
Patent number: 7981739Abstract: A method of fabricating an LDMOS transistor and a conventional CMOS transistor together on a substrate. A P-body is implanted into a source region of the LDMOS transistor. A gate oxide for the conventional CMOS transistor is formed after implanting the P-body into the source region of the LDMOS transistor. A fixed thermal cycle associated with forming the gate oxide of the conventional CMOS transistor is not substantially affected by the implanting of the P-body into the source region of the LDMOS transistor.Type: GrantFiled: February 22, 2010Date of Patent: July 19, 2011Assignee: Volterra Semiconductor CorporationInventors: Budong You, Marco A. Zuniga
-
Patent number: 7981772Abstract: A method is shown for fabricating nanostructures, and more particularly, to methods of fabricating silicon nanowires. The method of manufacturing a nanowire includes forming a sandwich structure of SiX material and material Si over a substrate and etching the sandwich structure to expose sidewalls of the Si material and the SiX material. The method further includes etching the SiX material to expose portions of the Si material and etching the exposed portions of the Si material. The method also includes breaking away the Si material to form silicon nanowires.Type: GrantFiled: December 29, 2008Date of Patent: July 19, 2011Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Andres Bryant, Edward J. Nowak, Jeffrey W. Sleight
-
Patent number: 7981788Abstract: The degree of freedom of the chip layout in a semiconductor device is improved, and improvement in packaging density is aimed at. Since it becomes possible to form the wire of two directions on the pad of a memory chip by performing the over-bonding of reverse bonding by ball bonding, an effect equivalent to continuation stitch bonding of wedge bonding can be produced by ball bonding. Hereby, the degree of freedom of a chip layout and the degree of freedom of the lead layout of substrate 3 can be improved, and the packaging density on a substrate in a chip lamination type semiconductor device (memory card) can be improved.Type: GrantFiled: July 10, 2006Date of Patent: July 19, 2011Assignee: Renesas Electronics CorporationInventors: Nobuyasu Muto, Naoki Kawanabe, Hiroshi Ono, Tamaki Wada
-
Patent number: 7982257Abstract: A semiconductor device according to an embodiment of the present invention has a bit line and a word line. The device includes a substrate which is provided with first trenches extending in a bit-line direction and has side surfaces forming sidewalls of the first trenches, the substrate being provided with bird's beaks at upper edges of the side surfaces, a first gate insulator formed on the substrate between the first trenches, a floating gate formed on the first gate insulator between the first trenches and located between second trenches extending in a word-line direction, the floating gate not being provided with bird's beaks at lower edges of side surfaces facing the first trenches, a second gate insulator formed on the floating gate between the second trenches, and a control gate formed on the second gate insulator between the second trenches.Type: GrantFiled: December 19, 2008Date of Patent: July 19, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Nobuhito Kawada, Hiroshi Akahori
-
Patent number: 7982276Abstract: An optical semiconductor device is provided with a low concentration p-type silicon substrate (1); a low dopant concentration n-type epitaxial layer (second epitaxial layer) (26); a low dopant concentration p-type anode layer (27); a high concentration n-type cathode contact layer (9); a photodiode (2) made of the anode layer (27) and the cathode contact layer (9); and an NPN transistor (3) formed on the n-type epitaxial layer (26). The anode can be substantially completely depleted in the case where the anode layer (27) has its dopant concentration peak in the vicinity of the interface between the silicon substrate (1) and the n-type epitaxial layer (26). Therefore, high speed and high light receiving sensitivity characteristics can be obtained, and further, any influence of auto-doping from peripheral embedding layers can be controlled, so that a depletion layer can be stably formed in the anode.Type: GrantFiled: November 19, 2010Date of Patent: July 19, 2011Assignee: Panasonic CorporationInventor: Takaki Iwai
-
Patent number: 7981721Abstract: A method of manufacturing a transistor, typically a MESFET, includes providing a substrate including single crystal diamond material having a growth surface on which further layers of diamond material can be deposited. The substrate is preferably formed by a CVD process and has high purity. The growth surface has a root-mean-square roughness of 3 nm or less, or is free of steps or protrusions larger than 3 nm. Further diamond layers are deposited on the growth surface to define the active regions of the transistor. An optional n+ shielding layer can be formed in or on the substrate, following which an additional layer of high purity diamond is deposited. A layer of intrinsic diamond may be formed directly on the upper surface of the high purity layer, followed by a boron doped (“delta doped”) layer. A trench is formed in the delta doped layer to define a gate region.Type: GrantFiled: April 28, 2006Date of Patent: July 19, 2011Assignee: Diamond Microwave Devices LimitedInventors: Geoffrey Alan Scarsbrook, Daniel James Twitchen, Christopher John Howard Wort, Michael Schwitters, Erhard Kohn
-
Patent number: 7982286Abstract: The invention, in one aspect, provides a method of manufacturing a semiconductor device. This method includes providing a semiconductor substrate and depositing a metal layer over the semiconductor substrate that has an overall thickness of about 1 micron or greater. The metal layer is formed by depositing a first portion of the thickness of the metal layer, which has a compressive or tensile stress associated therewith over the semiconductor substrate. A stress-compensating layer is deposited over the first portion, such that the stress-compensating layer imparts a stress to the first portion that is opposite to the compressive or tensile stress associated with the first portion. A second portion of the thickness of the metal layer is then deposited over the stress-compensating layer.Type: GrantFiled: June 29, 2006Date of Patent: July 19, 2011Assignee: Agere Systems Inc.Inventors: Nace Rossi, Ranbir Singh
-
Patent number: 7981713Abstract: A group III-V nitride-based semiconductor substrate has: a first layer made of GaN single crystal; and a second layer formed on the first layer, the second layer made of group III-V nitride-based semiconductor single crystal represented by AlxGa1-xN, where 0.9<x?1, wherein a top surface and a back surface of the substrate are flattened.Type: GrantFiled: December 11, 2008Date of Patent: July 19, 2011Assignee: Hitachi Cable, Ltd.Inventor: Masatomo Shibata
-
Patent number: 7981794Abstract: A barrier layer including a titanium film is formed at a low temperature, and a TiSix film is self-conformably formed at the interface between the titanium film and the base. In forming the TiSix film 507, the following steps are repeated without introducing argon gas: a first step of introducing a titanium compound gas into the processing chamber to adsorb the titanium compound gas onto the silicon surface of a silicon substrate 502; a second step of stopping introduction of the titanium compound gas into the processing chamber and removing the titanium compound gas remaining in the processing chamber; and a third step of generating plasma in the processing chamber while introducing hydrogen gas into the processing chamber to reduce the titanium compound gas adsorbed on the silicon surface and react it with the silicon in the silicon surface to form the TiSix film 507.Type: GrantFiled: August 7, 2007Date of Patent: July 19, 2011Assignee: Tokyo Electron LimitedInventors: Kensaku Narushima, Fumitaka Amano, Satoshi Wakabayashi
-
Patent number: 7977799Abstract: A semiconductor device includes a substrate having a first side and a second side and an epitaxial layer disposed over the second side. The device also includes a conductive via extending through the epitaxial layer to the second side and comprising a conductive contact; and a bond pad disposed over the epitaxial layer and comprising a conductive material, wherein the semiconductor is not provided in a package.Type: GrantFiled: April 30, 2008Date of Patent: July 12, 2011Assignee: Avago Technologies Wireless IP (Singapore) Pte. Ltd.Inventors: William J. Lypen, Rick D. Snyder