Patents Examined by Michael Lulis
-
Patent number: 8026544Abstract: Techniques are disclosed herein for applying different process steps to single-level cell (SLC) blocks in a memory array than to multi-level cell (MLC) blocks such that the SLC blocks will have high endurance and the MLC blocks will have high reliability. In some aspects, different doping is used in the MLC blocks than the SLC blocks. In some aspects, different isolation is used in the MLC blocks than the SLC blocks. Techniques are disclosed that apply different read parameters depending on how many times a block has been programmed/erased. Therefore, blocks that have been cycled many times are read using different parameters than blocks that have been cycled fewer times.Type: GrantFiled: March 30, 2009Date of Patent: September 27, 2011Assignee: SanDisk Technologies Inc.Inventors: Fumitoshi Ito, Shinji Sato
-
Patent number: 8026503Abstract: A phase-change memory cell structure includes a bottom diode on a substrate; a heating stem on the bottom diode; a first dielectric layer surrounding the heating stem, wherein the first dielectric layer forms a recess around the heating stem; a phase-change storage cap capping the heating stem and the first dielectric layer; and a second dielectric layer covering the first dielectric layer and the phase-change storage cap wherein the second dielectric layer defines an air gap in the recess.Type: GrantFiled: June 23, 2009Date of Patent: September 27, 2011Assignee: Nanya Technology Corp.Inventor: Li-Shu Tu
-
Patent number: 8022408Abstract: Example embodiments relate to a crystalline nanowire substrate having a structure in which a crystalline nanowire film having a relatively fine line-width may be formed on a substrate, a method of manufacturing the same, and a method of manufacturing a thin film transistor using the same. The method of manufacturing the crystalline nanowire substrate may include preparing a substrate, forming an insulating film on the substrate, forming a silicon film on the insulating film, patterning the insulating film and the silicon film into a strip shape, reducing the line-width of the insulating film by undercut etching at least one lateral side of the insulating film, and forming a self-aligned silicon nanowire film on an upper surface of the insulating film by melting and crystallizing the silicon film.Type: GrantFiled: March 22, 2010Date of Patent: September 20, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Hans S. Cho, Takashi Noguchi, Wenxu Xianyu, Do-Young Kim, Huaxiang Yin, Xiaoxin Zhang
-
Patent number: 8021896Abstract: A semiconductor substrate with an insulating film, a barrier layer containing a metal and formed over the insulating film in a region that includes a peripheral edge part of a semiconductor substrate, a capacitor lower electrode layer formed on the barrier layer and having an edge-cut on the peripheral edge part of the semiconductor substrate, an oxide layer formed on the barrier layer at the peripheral edge part where the barrier layer is not covered by the lower electrode layer, a ferroelectric layer formed on the lower electrode layer and the oxide layer, and a capacitor upper electrode layer formed over the ferroelectric layer.Type: GrantFiled: February 13, 2008Date of Patent: September 20, 2011Assignee: Fujitsu Semiconductor LimitedInventor: Osamu Matsuura
-
Patent number: 8003551Abstract: The present invention provides means and methods for producing surface-activated semiconductor nanoparticles suitable for in vitro and in vivo applications that can fluoresce in response to light excitation. Semiconductor nanostructures can be produced by generating a porous layer in semiconductor substrate comprising a network of nanostructures. Prior or subsequent to cleavage from the substrate, the nanostructures can be activated by an activation means such as exposing their surfaces to a plasma, oxidation or ion implantation. In some embodiments, the surface activation renders the nanostructures more hydrophilic, thereby facilitating functionalization of the nanoparticles for either in vitro or in vivo use.Type: GrantFiled: April 27, 2009Date of Patent: August 23, 2011Assignee: Spire CorporationInventors: Nader Montazernezam Kalkhoran, James G. Moe, Kurt J. Linden, Marisa Sambito
-
Patent number: 7999398Abstract: A solid state device has a solid state component, a power receiving/supplying portion that mounts the solid state component thereon for receiving/supplying electrical power from/to the solid state component, and a glass sealing portion that seals the solid state component. The glass sealing portion is formed of a B2O3—SiO2—Li2O—Na2O—ZnO—Nb2O5 based glass, which is composed of 21 wt % to 23 wt % of B2O3, 11 wt % to 13 wt % of SiO2, 1 wt % to 1.5 wt % of Li2O, and 2 wt % to 2.5 wt % of Na2O.Type: GrantFiled: August 2, 2007Date of Patent: August 16, 2011Assignees: Toyoda Gosei Co., Ltd., Sumita Optical Glass, Inc.Inventors: Masaaki Ohtsuka, Naruhito Sawanobori, Kazuya Aida, Hiroki Watanabe, Yoshinobu Suehiro, Seiji Yamaguchi, Koji Tasumi
-
Patent number: 7994492Abstract: Disclosed may be a phase change material alloy, a phase change memory device including the same, and methods of manufacturing and operating the phase change memory device. The phase change material alloy may include Si and Sb. The alloy may be a Si—O—Sb alloy further including O. The Si—O—Sb alloy may be SixOySbz, wherein, when x/(x+z) may be x1, 0.05?x1?0.30, 0.00?y?0.50, and x+y+z may be 1. The Si—O—Sb alloy may further comprise an element other than Si, O, and Sb.Type: GrantFiled: September 22, 2008Date of Patent: August 9, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Youn-seon Kang, Ki-joon Kim, Cheol-kyu Kim, Tae-yon Lee
-
Patent number: 7994597Abstract: The free layer in a magneto-resistive memory element is stabilized through being pinned by an antiferromagnetic layer. A control valve layer provides exchange coupling between this antiferromagnetic layer and the free layer. When writing data into the free layer, the control valve layer is heated above its curie point thereby temporarily uncoupling the free layer from said antiferromagnetic layer. Once the control valve cools, the free layer magnetization is once again pinned by the antiferromagnetic layer.Type: GrantFiled: March 13, 2009Date of Patent: August 9, 2011Assignee: MagIC Technologies, Inc.Inventor: Tai Min
-
Patent number: 7981719Abstract: A thin film transistor comprises a layer of organic semiconductor material comprising a tetracarboxylic diimide naphthalene-based compound having, attached to each of the imide nitrogen atoms, a substituted or unsubstituted arylalkyl moiety. Such transistors can further comprise spaced apart first and second contact means or electrodes in contact with said material. Further disclosed is a process for fabricating an organic thin-film transistor device, preferably by sublimation deposition onto a substrate, wherein the substrate temperature is no more than 100° C.Type: GrantFiled: May 29, 2009Date of Patent: July 19, 2011Assignee: Eastman Kodak CompanyInventors: Deepak Shukla, Shelby F. Nelson, Diane C. Freeman
-
Patent number: 7977734Abstract: A method for fabricating a silicon-oxide-nitride-oxide-silicon (SONOS) flash memory, comprising: preparing a silicon substrate including a silicon oxide-silicon nitride-silicon oxide (ONO) layer, a first polysilicon layer and a first etch stop layer in sequence; etching the first etch stop layer along a direction of bit line; selectively etching the first polysilicon layer with the first etch stop layer as a mask, till the silicon oxide-silicon nitride-silicon oxide (ONO) layer is exposed, the etched first polysilicon layer having an inverse trapezia section along a direction of word line; filling a dielectic layer between portions of the first polysilicon layer, the dielectric layer having a trapezia section along the direction of word line. After the above steps, it becomes easy to remove the portion of the first polysilicon layer on a sidewall of the dielectric layer by vertical etching. Thus, no polysilicon residue will be formed on the sidewall of the dielectric layer.Type: GrantFiled: July 14, 2009Date of Patent: July 12, 2011Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventors: Haitao Jiang, Xinsheng Zhong, Jiangpeng Xue, Gangning Wang
-
Patent number: 7972931Abstract: The present invention relates to a method of manufacturing thin-film transistors using nanoparticles and thin film transistors manufactured by the method. A hydrophilic buffer layers are deposited on the substrates to facilitate formation of nanoparticle films. Sintered nanoparticles are used as an active layer and dielectric materials of high dielectric coefficient are also used as a gate dielectric layer to form a top gate electrode on the gate dielectric layer, thereby enabling low-voltage operation and low-temperature fabrication.Type: GrantFiled: January 17, 2007Date of Patent: July 5, 2011Assignee: Korea University Industrial & Academic Collaboration FoundationInventors: Sangsig Kim, Kyoung-Ah Cho, Dong-Won Kim, Jae-Won Jang
-
Patent number: 7965540Abstract: A digital logic storage structure includes cross coupled first and second complementary metal oxide semiconductor (CMOS) inverters formed on a semiconductor substrate, the CMOS inverters including a first storage node and a second storage node that is the logical complement of the first storage node; both of the first and second storage nodes each selectively coupled to a deep trench capacitor through a switching transistor, with the switching transistors controlled by a common capacitance switch line coupled to gate conductors thereof; wherein, in a first mode of operation, the switching transistors are rendered nonconductive so as to isolate the deep trench capacitors from the inverter storage nodes and, in a second mode of operation, the switching transistors are rendered conductive so as to couple the deep trench capacitors to their respective storage nodes, thereby providing increased resistance of the storage nodes to single event upsets (SEUs).Type: GrantFiled: March 26, 2008Date of Patent: June 21, 2011Assignee: International Business Machines CorporationInventors: Ethan H. Cannon, Toshiharu Furukawa, David Horak, Charles W. Koburger, III, Jack A. Mandelman
-
Patent number: 7955933Abstract: A method of manufacturing a nonvolatile semiconductor memory device includes the steps of preparing a wafer having multiple memory cells, each memory cell having a gate electrode formed on a semiconductor substrate, charge storage units formed on both sides of the gate electrode, lightly doped regions formed beneath the charge storage units, respectively, in the upper part of the semiconductor substrate, and highly doped regions formed in a pair of regions sandwiching a region underneath the gate electrode and the lightly doped regions in between; erasing data stored in the charge storage units electrically; and treating the wafer at a high temperature for a predetermined period of time.Type: GrantFiled: November 16, 2006Date of Patent: June 7, 2011Assignee: Oki Semiconductor Co., Ltd.Inventors: Narihisa Fujii, Takashi Ono
-
Patent number: 7952089Abstract: An object of the invention is to provide a composite material with which a light emitting element can be manufactured to have superior heat resistance, and another is to have durability high enough to be driven stably for a long time. Another object is to provide a composite material with which a light emitting element can be manufactured to achieve both objects. Still another object is to provide a composite material with which a light emitting element can be manufactured to achieve the above objects and to have little increase in power consumption. One feature of a composite material of the invention which can achieve the above objects is to comprise an organic-inorganic hybrid material in which an organic group is covalently bonded to silicon in a skeleton composed of siloxane bonds, and a material which is capable of accepting or donating electrons from or to the organic group.Type: GrantFiled: October 17, 2005Date of Patent: May 31, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Satoshi Seo, Ryoji Nomura, Takako Takasu
-
Patent number: 7936027Abstract: An MTJ cell without footings and free from electrical short-circuits across a tunneling barrier layer is formed by using a Ta hard mask layer and a combination of etches. A first etch patterns the Ta hard mask, while a second etch uses O2 applied in a single high power process at two successive different power levels. A first power level of between approximately 200 W and 500 W removes BARC, photoresist and Ta residue from the first etch, the second power level, between approximately 400 W and 600 W continues an etch of the stack layers and forms a protective oxide around the etched sides of the stack. Finally, an etch using a carbon, hydrogen and oxygen gas completes the etch while the oxide layer protects the cell from short-circuits across the lateral edges of the barrier layer.Type: GrantFiled: January 7, 2008Date of Patent: May 3, 2011Assignee: MagIC Technologies, Inc.Inventors: Rongfu Xiao, Chyu-Jiuh Torng, Tom Zhong, Witold Kula
-
Patent number: 7935957Abstract: The present invention provides a memory device and a semiconductor device which have high reliability for writing at low cost. Furthermore, the present invention provides a memory device and a semiconductor device having a non-volatile memory element in which data can be additionally written and which can prevent forgery due to rewriting and the like. The memory element includes a first conductive layer, a second conductive layer, and an organic compound layer, which is formed between the first conductive layer and the second conductive layer, and which has a photosensitized oxidation reduction agent which can be an excited state by recombination energy of electrons and holes and a substance which can react with the photosensitized oxidation reduction agent.Type: GrantFiled: August 1, 2006Date of Patent: May 3, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Mikio Yukawa
-
Patent number: 7927889Abstract: A method for manufacturing a ferroelectric memory device includes: forming a conductive base layer above a substrate; and laminating above the base layer a first electrode, a ferroelectric layer and a second electrode, wherein, prior to the step of forming the base layer, the method includes forming an active element in the substrate, forming an interlayer dielectric film on the substrate, and forming a contact plug in the interlayer dielectric film, and wherein the step of forming the base layer includes: forming a first conductive layer composed of a conductive material having a self-orienting property on the interlayer dielectric film including the contact plug; planarizing the first conductive layer by a chemical mechanical polishing method thereby forming a planarized first conductive layer that covers the interlayer dielectric film including the contact plug; applying an ammonia plasma process to a surface of the planarized first conductive layer; forming a titanium layer on the planarized first conductType: GrantFiled: February 15, 2008Date of Patent: April 19, 2011Assignee: Seiko Epson CorporationInventor: Hiroyuki Mitsui
-
Patent number: 7915646Abstract: The nitride semiconductor material according to the present invention includes a group III nitride semiconductor and a group IV nitride formed on the group III nitride semiconductor, where an interface between the group III nitride semiconductor and the group IV nitride has a regular atomic arrangement. Moreover, an arrangement of nitrogen atoms of the group IV nitride in the interface and an arrangement of group III atoms of the group III nitride semiconductor in the interface may be substantially identical.Type: GrantFiled: April 23, 2007Date of Patent: March 29, 2011Assignee: Panasonic CorporationInventors: Toshiyuki Takizawa, Tetsuzo Ueda
-
Patent number: 7906778Abstract: Methods of making nanometer-scale semiconductor structures with controlled size are disclosed. Semiconductor structures that include one or more nanowires are also disclosed. The nanowires can include a passivation layer or have a hollow tube structure.Type: GrantFiled: April 2, 2007Date of Patent: March 15, 2011Assignee: Hewlett-Packard Development Company, L.P.Inventors: Nobuhiko Kobayashi, Wei Wu, Duncan R Stewart, Shashank Sharma, Shih-Yuan Wang, R Stanley Williams
-
Patent number: 7893472Abstract: A ferroelectric memory device manufacturing method includes the steps of forming an interlayer isolating film for covering a transistor formed on a semiconductor substrate; forming a conductive plug in the interlayer insulating film to contact a diffusion region of the transistor formed on the semiconductor substrate; forming a ferroelectric capacitor including a lower electrode, a ferroelectric film and an upper electrode; and forming a compound film including silicon (Si) and a CH group on a surface of the interlayer insulating film and a surface of the conductive plug by depositing a Si compound containing Si atoms and the CH groups; wherein the compound film is formed after forming the conductive plug, and the compound film is formed before forming the lower electrode; and a self-orientation film is formed on a surface of the compound film.Type: GrantFiled: July 22, 2008Date of Patent: February 22, 2011Assignee: Fujitsu Semiconductor LimitedInventors: Naoya Sashida, Katsuyoshi Matsuura