Patents Examined by Michelle Estrada
-
Patent number: 7645643Abstract: A reliable optical semiconductor device can include an optical semiconductor chip sealed in a surrounding soft resin and in a hard resin that is harder than the soft resin. The hard resin can include an aperture that is configured to relieve a state of hermetic sealing for the soft resin (allows the soft resin to expand during volume change due to temperature fluctuations, etc.) and can be formed in a direction that imposes substantially no optical influence on a function of the optical semiconductor chip. The soft resin and the hard resin can be employed for double sealing to form the highly reliable optical semiconductor device without requiring additional space. This is effective to solve a problem caused in a conventional optical semiconductor device associated with double sealing by soft and hard resins, which requires a space between both resins and results in deteriorated performance, for example, a reduced amount of light.Type: GrantFiled: February 14, 2006Date of Patent: January 12, 2010Assignee: Stanley Electric Co., Ltd.Inventor: Aki Hiramoto
-
Patent number: 7638427Abstract: An MOS transistor with a fully silicided gate is produced by forming a silicide compound in the gate separately and independently of silicide portions located in source and drain zones of the transistor. To this end, the silicide portions of the source and drain zones are covered by substantially impermeable coatings. The coatings prevent the silicide portions of the source and drain zones from increasing in volume during separate and independent formation of the gate silicide compound. The silicide gate may thus be thicker than the silicide portions of the source and drain zones.Type: GrantFiled: January 10, 2006Date of Patent: December 29, 2009Assignee: STMicroelectronics (Crolles 2) SASInventors: Benoît Froment, Delphine Aime
-
Patent number: 7638850Abstract: A method for creating a non-volatile memory array includes implanting pocket implants in a substrate at least between mask columns of a given width and at least through an ONO layer covering the substrate, generating increased-width polysilicon columns from the mask columns, generating bit lines in the substrate at least between the increased-width polysilicon columns and depositing oxide at least between the polysilicon columns.Type: GrantFiled: May 24, 2006Date of Patent: December 29, 2009Assignee: Saifun Semiconductors Ltd.Inventors: Eli Lusky, Assaf Shappir, Rustom Irani, Boaz Eitan
-
Patent number: 7638431Abstract: A metal is deposited onto a surface electrochemically using a deposition solution including a metal salt. In making a composite nanostructure, the solution further includes an enhancer that promotes electrochemical deposition of the metal on the nanostructure. In a method of forming catalyzing nanoparticles, the metal preferentially deposits on a selected location of a surface that is exposed through a mask layer instead of on unexposed surfaces. A composite nanostructure apparatus includes an array of nanowires and the metal deposited on at least some nanowire surfaces. Some of the nanowires are heterogeneous, branched and include different adjacent axial segments with controlled axial lengths. In some deposition solutions, the enhancer one or both of controls oxide formation on the surface and causes metal nanocrystal formation. The deposition solution further includes a solvent that carries the metal salt and the enhancer.Type: GrantFiled: September 29, 2006Date of Patent: December 29, 2009Assignee: Hewlett-Packard Development Company, L.P.Inventors: Amir A. Yasseri, Theodore I. Kamins, Shashank Sharma
-
Patent number: 7632745Abstract: The present invention discloses a method of forming a gate dielectric film including: providing a channel region in a transistor, the channel region including multiple segments having different sizes, some of which belong to a first surface portion while others belong to a second surface portion wherein the first surface portion and the second surface portion are adjacent; forming a hybrid high-k gate dielectric film over the channel region including: forming a first dielectric material over the first surface portion, the first dielectric material having a sub-monolayer thickness; forming a second dielectric material over the second surface portion, the second dielectric material having a sub-monolayer thickness, and forming a third dielectric film over the first dielectric film and the second dielectric film wherein the third dielectric film is high-k.Type: GrantFiled: June 30, 2007Date of Patent: December 15, 2009Assignee: Intel CorporationInventor: George Chen
-
Patent number: 7629225Abstract: Methods of forming air gaps between interconnects of integrated circuits and structures thereof are disclosed. A first insulating material is deposited over a workpiece, and a second insulating material having a sacrificial portion is deposited over the first insulating material. Conductive lines are formed in the first and second insulating layers. The second insulating material is treated to remove the sacrificial portion, and at least a portion of the first insulating material is removed, forming air gaps between the conductive lines. The second insulating material is impermeable as deposited and permeable after treating it to remove the sacrificial portion. A first region of the workpiece may be masked during the treatment, so that the second insulating material becomes permeable in a second region of the workpiece yet remains impermeable in the first region, thus allowing the formation of the air gaps in the second region, but not the first region.Type: GrantFiled: June 13, 2005Date of Patent: December 8, 2009Assignee: Infineon Technologies AGInventors: Markus Naujok, Hermann Wendt, Alois Gutmann, Muhammed Shafi Pallachalil
-
Patent number: 7625783Abstract: A method by which generation of leak current can be suppressed and also a fine element can be formed by performing element isolation at a temperature at which a glass substrate can be used is provided. The method includes a first step of forming a base film over a glass substrate; a second step of forming a semiconductor film over the base film; a third step of forming, over the semiconductor film, a film preventing oxidation or nitridation of the semiconductor film into a predetermined pattern; and a fourth step of performing element isolation by radical oxidation or radical nitridation of a region of the semiconductor film, which is not covered with the predetermined pattern, at a temperature of the glass substrate lower than a strain point thereof by 100° C. or more, where radical oxidation or radical nitridation is performed over a semiconductor film placed apart from a plasma generation region, in a plasma treatment chamber with an electron temperature within the range of 0.5 to 1.Type: GrantFiled: November 17, 2006Date of Patent: December 1, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Satoru Saito
-
Patent number: 7622367Abstract: The invention provides methods and devices for fabricating printable semiconductor elements and assembling printable semiconductor elements onto substrate surfaces. Methods, devices and device components of the present invention are capable of generating a wide range of flexible electronic and optoelectronic devices and arrays of devices on substrates comprising polymeric materials. The present invention also provides stretchable semiconductor structures and stretchable electronic devices capable of good performance in stretched configurations.Type: GrantFiled: June 2, 2005Date of Patent: November 24, 2009Assignee: The Board of Trustees of the University of IllinoisInventors: Ralph G. Nuzzo, John A. Rogers, Etienne Menard, Keon Jae Lee, Dahl-Young Khang, Yugang Sun, Matthew Meitl, Zhengtao Zhu
-
Patent number: 7622796Abstract: A semiconductor package is disclosed. The package includes a leadframe having drain, source and gate leads, and a semiconductor die coupled to the leadframe, the semiconductor die having a plurality of metalized source contacts. A bridged source plate interconnection has a bridge portion, valley portions disposed on either side of the bridge portion, plane portions disposed on either side of the valley portions and the bridge portion, and a connection portion depending from one of the plane portions, the bridged source plate interconnection connecting the source lead with the plurality of metalized source contacts. The bridge portion is disposed in a plane above the plane of the valley portions while the plane portions are disposed in a plane intermediate the plane of the bridge portion and the plane of the valley portions.Type: GrantFiled: September 28, 2007Date of Patent: November 24, 2009Assignee: Alpha and Omega Semiconductor LimitedInventors: Lei Shi, Ming Sun, Kai Liu
-
Patent number: 7622810Abstract: Disconnection of wiring and deterioration of step coverage are prevented to offer a semiconductor device of high reliability. A pad electrode formed on a silicon die is connected with a re-distribution layer on a back surface of the silicon die. The connection is made through a pillar-shaped conductive path filled in a via hole penetrating the silicon die from the back surface of the silicon die to the pad electrode.Type: GrantFiled: October 14, 2003Date of Patent: November 24, 2009Assignee: Sanyo Electric Co., Ltd.Inventor: Yukihiro Takao
-
Patent number: 7615864Abstract: A semiconductor device is provided comprising: a semiconductor element including a plurality of electrodes; first wirings coupled to the electrodes and directed toward a center of the semiconductor element from a portion coupled to the electrodes; second wirings coupled between the first wirings and external terminals, the second wirings being directed to an outer area of the semiconductor element relative to the center; and at least one resin layer formed between the first wirings and the second wirings.Type: GrantFiled: December 17, 2004Date of Patent: November 10, 2009Assignee: Seiko Epson CorporationInventor: Haruki Ito
-
Patent number: 7615390Abstract: The present invention provides a method of depositing epitaxial layers based on Group IV elements on a silicon substrate by Chemical Vapor Deposition, wherein nitrogen or one of the noble gases is used as a carrier gas, and the invention further provides a Chemical Vapor Deposition apparatus (10) comprising a chamber (12) having a gas input port (14) and a gas output port (16), and means (18) for mounting a silicon substrate within the chamber (12), said apparatus further including a gas source connected to the input port and arranged to provide nitrogen or a noble gas as a carrier gas.Type: GrantFiled: August 13, 2003Date of Patent: November 10, 2009Assignee: NXP B.V.Inventors: Philippe Meunier-Beillard, Mathieu Rosa Jozef Caymax
-
Patent number: 7615441Abstract: A buffer layer and a high-k metal oxide dielectric may be formed over a smooth silicon substrate. The substrate smoothness may reduce column growth of the high-k metal oxide gate dielectric. The surface of the substrate may be saturated with hydroxyl terminations prior to deposition.Type: GrantFiled: November 29, 2007Date of Patent: November 10, 2009Assignee: Intel CorporationInventors: Justin K. Brask, Jack Kavalieros, Mark L. Doczy, Matthew V. Metz, Suman Datta, Uday Shah, Gilbert Dewey, Robert S. Chau
-
Patent number: 7615836Abstract: An integrated circuit package may include a substrate and an integrated circuit. The substrate may include at least one region, and a first magnetic material associated with the at least one region. The integrated circuit may have a second magnetic material associated therewith. The second magnetic material may be attracted to the first magnetic material to coupled the integrated circuit to the at least one region of the substrate. The IC package may be utilized in an RFID tag of an RFID system. An associated method for assembling an integrated circuit to a substrate is also provided.Type: GrantFiled: March 7, 2005Date of Patent: November 10, 2009Assignee: Sensormatic Electronics CorporationInventors: Ming-Ren Lian, Gary Mark Shafer, George A. Reynolds, Jr.
-
Patent number: 7615463Abstract: The invention concerns a method for making thin layers containing microcomponents using a substrate. The method includes the following steps: a) provides a substrate; b) local implantation of at least a gaseous species in said substrate perpendicular to a plurality of implantation zones defined on the surface of the substrate, avoiding, by adequate selection of the depth and the shape of said implantation zones, degradation of said surface of the substrate during the step c); c) producing microcomponents in the surface layer of the substrate delimited by the implanting depth; and d) separating the substrate in two parts, one part containing the surface layer including said microcomponents, and the other the rest of the substrate. The invention is useful for producing microcomponents to be integrate on supports different from the those used for their manufacture.Type: GrantFiled: October 8, 2002Date of Patent: November 10, 2009Assignees: Commissariat a l'Energie Atomique, S.O.I. Tec Silicon On Insulator TechnologiesInventors: Bernard Aspar, Christelle Lagahe, Bruno Ghyselen
-
Patent number: 7611922Abstract: A method for manufacturing an image sensor includes forming first to third photodiodes and first to third color filters corresponding thereto; forming a photoresist film including photosensitive materials on the upper surfaces of the first to third color filters; forming a first exposed part by exposing the photoresist film with a first exposure energy using a first pattern mask with a first light transmitting part having a first width at boundaries between the individual color filters; forming a second exposed part overlapping a portion of the first exposed part by exposing the photoresist film with a second exposure energy smaller than the first exposure energy using a second pattern mask with a second light transmitting part having a second width wider than the first width; and forming microlenses by developing the photoresist film.Type: GrantFiled: October 29, 2007Date of Patent: November 3, 2009Assignee: Dongbu HiTek Co., Ltd.Inventor: Young Je Yun
-
Patent number: 7608523Abstract: A method of processing a wafer having a plurality of streets formed on the front surface in a lattice pattern and a plurality of devices formed in a plurality of areas sectioned by the plurality of streets, comprising an adhesive tape amounting step for mounting the front surface of the outer peripheral portion of an adhesive tape having an adhesive layer on the front surface and a plurality of via holes onto an opening of an annular frame to cover it; a frame fixing step for placing the rear surface of the adhesive tape mounted on the annular frame on the chuck table for suction-holding a workpiece of a processing machine and fixing the annular frame; a wafer affixing step for placing the wafer on the front surface of the wafer affixing area of the adhesive tape, suction-holding the adhesive tape on the suction-holding area of the chuck table by exerting suction-force to the suction-holding area, and sucking the wafer to affix it to the front surface of the adhesive tape; and a processing step for processingType: GrantFiled: August 18, 2006Date of Patent: October 27, 2009Assignee: Disco CorporationInventor: Kazuma Sekiya
-
Patent number: 7605064Abstract: A method of manufacture for semiconductor electronic products and a circuit structure. A semiconductor material has a surface region and dopant is provided to a portion of the surface region. The portion of the surface region provided with the dopant is irradiated with sufficient energy to induce diffusion of the dopant from the portion of the surface region to another region of the semiconductor material. A method for manufacturing an electronic product with a semiconductor material having a surface and two spaced-apart regions along the surface for receiving dopant includes forming a field effect transistor gate structure is along the surface and over a third region of the surface between the two spaced-apart regions. Dopant is provided to the spaced-apart regions which are heated to a temperature at least 50 degrees C. higher than the peak temperature which results in the third region when the spaced-apart regions are heated.Type: GrantFiled: May 22, 2006Date of Patent: October 20, 2009Assignee: Agere Systems Inc.Inventors: Isik C. Kizilyalli, Joseph Rudolph Radosevich, Pradip Kumar Roy
-
Patent number: 7605436Abstract: A method contains the steps of (a) heating a silicon substrate in a reaction chamber; and (b) supplying film-forming gas containing source gas, nitridizing gas, and nitridation enhancing gas to a surface of the heated silicon substrate, to deposit on the silicon substrate an Hf1-xAlxO:N film (0.1<x<0.3) having a higher specific dielectric constant than that of silicon oxide, and incorporating N, by thermal CVD. The method can form an oxide film of Hf1-xAlxO (0<x<0.3) having desired characteristics, as a gate insulation film.Type: GrantFiled: July 3, 2008Date of Patent: October 20, 2009Assignee: Fujitsu LimitedInventor: Masaomi Yamaguchi
-
Patent number: 7605038Abstract: A high voltage semiconductor deice and a manufacturing method thereof are provided. The high voltage semiconductor device comprises: second conductive type drift regions disposed spaced from each other on a first conductive type well region formed on a first conductive type semiconductor substrate; a gate electrode on a channel region between the second conductive type drift regions with a gate insulating film disposed therebetween; second conductive type high-concentration source and drain each disposed in the second conductive type drift regions, spaced from a side of a gate electrode; a gate spacer having a spacer part covering the side of the gate electrode and a spacer extending part to cover a spaced portion of the second conductive type high-concentration source and drain from the side of the gate electrode; and a silicide formed on the gate electrode and the second conductive type high-concentration source and drain.Type: GrantFiled: July 19, 2007Date of Patent: October 20, 2009Assignee: Dongbu Hitek Co., Ltd.Inventor: Jin Hyo Jung