Patents Examined by Mohammed R Alam
-
Patent number: 11757029Abstract: Provided are a high electron mobility transistor and a method of manufacturing the high electron mobility transistor. The high electron mobility transistor includes a gate electrode provided on a depletion forming layer. The gate electrode includes a first gate electrode configured to form an ohmic contact with the depletion forming layer, and a second gate electrode configured to form a Schottky contact with the depletion forming layer.Type: GrantFiled: April 13, 2022Date of Patent: September 12, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Jaejoon Oh, Jongseob Kim
-
Patent number: 11728326Abstract: Methods and structures of a three-dimensional memory device are disclosed. In an example, the method for forming a memory device includes the following operations. First, a plurality of first semiconductor channels can be formed over a first wafer with a peripheral device and a plurality of first via structures neighboring the plurality of first semiconductor channels. The plurality of first semiconductor channels can extend along a direction perpendicular to a surface of the first wafer. Further, a plurality of second semiconductor channels can be formed over a second wafer with a plurality of second via structures neighboring the plurality of second semiconductor channels. The plurality of second semiconductor channels can extend along a direction perpendicular to a surface of the second wafer and a peripheral via structure.Type: GrantFiled: December 8, 2020Date of Patent: August 15, 2023Assignee: Yangtze Memory Technologies Co., Ltd.Inventors: Ziqi Chen, Chao Li, Guanping Wu
-
Patent number: 11729963Abstract: A semiconductor device includes a substrate including an isolation layer pattern and an active pattern, a buffer insulation layer pattern on the substrate, a polysilicon structure on the active pattern and the buffer insulation layer pattern, the polysilicon structure contacting a portion of the active pattern, and the polysilicon structure extending in a direction parallel to an upper surface of the substrate, a first diffusion barrier layer pattern on an upper surface of the polysilicon structure, the first diffusion barrier layer pattern including polysilicon doped with at least carbon, a second diffusion barrier layer pattern on the first diffusion barrier layer pattern, the second diffusion barrier layer pattern including at least a metal, and a first metal pattern and a first capping layer pattern stacked on the second diffusion barrier layer pattern.Type: GrantFiled: May 27, 2021Date of Patent: August 15, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyokyoung Kim, Jamin Koo, Jonghyeok Kim, Daeyoung Moon
-
Patent number: 11715744Abstract: This disclosure provides an array substrate, a method for preparing the array substrate, and a display panel. The method includes: forming a first thin film transistor and a second thin film transistor on a base substrate. In the formation of an active layer of the first thin film transistor, by using an eutectic point of the catalyst particle and silicon, and a driving factor that the Gibbs free energy of amorphous silicon is greater than that of crystalline silicon (silicon-based nanowire), and due to absorption of the amorphous silicon by the molten catalyst particle to form a supersaturated silicon eutectoid, the silicon nucleates and grows into a silicon-based nanowire. Moreover, during the growth of the silicon-based nanowire, the amorphous silicon film grows linearly along guide structure under the action of the catalyst particle, thus obtaining a silicon-based nanowire with a high density and high uniformity.Type: GrantFiled: March 25, 2020Date of Patent: August 1, 2023Assignee: BOE Technology Group Co., Ltd.Inventors: Guangcai Yuan, Xue Dong, Feng Guan, Yupeng Gao
-
Patent number: 11710772Abstract: A semiconductor device including an insulating layer on a substrate; channel semiconductor patterns stacked on the insulating layer and vertically spaced apart from each other; a gate electrode crossing the channel semiconductor patterns; source/drain regions respectively at both sides of the gate electrode and connected to each other through the channel semiconductor patterns, the source/drain regions having concave bottom surfaces; and air gaps between the insulating layer and the bottom surfaces of the source/drain regions.Type: GrantFiled: December 23, 2021Date of Patent: July 25, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Eunhye Choi, Seung Mo Kang, Jungtaek Kim, Moon Seung Yang, Jongryeol Yoo
-
Patent number: 11711932Abstract: A method for manufacturing a photoelectric conversion element includes providing a base structure including a semiconductor substrate having a principal surface, a first electrode located on or above the principal surface, second electrodes which are located on or above the principal surface and which are one- or two-dimensionally arranged, and a photoelectric conversion film covering at least the second electrodes; forming a mask layer on the photoelectric conversion film, the mask layer being conductive and including a covering section covering a portion of the photoelectric conversion film that overlaps the second electrodes in plan view; and partially removing the photoelectric conversion film by immersing the base structure and the mask layer in an etchant.Type: GrantFiled: May 6, 2021Date of Patent: July 25, 2023Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.Inventors: Masaya Hirade, Manabu Nakata, Katsuya Nozawa, Yasunori Inoue
-
Patent number: 11706912Abstract: A method for fabricating a semiconductor device includes providing a substrate; forming a bit line conductive layer on the substrate and a bit line inner capping layer on the bit line conductive layer to form a bit line structure; a bit line structure; forming a bit line spacer capping layer covering the bit line structure; forming a cell contact adjacent to the bit line structure; forming a blanket pad layer on the bit line spacer capping layer and the cell contact; forming a plurality of pad openings along the blanket pad layer and extending to the bit line spacer capping layer and the bit line inner capping layer to turn the blanket pad layer into a plurality of landing pads; and selectively forming a sealing layer to form a plurality of air gaps between the bit line conductive layer and the plurality of landing pads.Type: GrantFiled: December 2, 2021Date of Patent: July 18, 2023Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Liang-Pin Chou
-
Patent number: 11706913Abstract: The present disclosure provides to a method for manufacturing a semiconductor memory device. The method includes receiving a substrate including a cell area and a peripheral area; forming a first bit line structure on a surface of the cell area; depositing a landing pad above the barrier layer and on the top surface of the first bit line structure; removing a top corner of the landing pad to form an inclined surface connecting a top surface of the landing pad to a sidewall of the landing pad; etching the nitride layer of the first bit line structure and the spacer nitride layer from the top opening so as to form a concavity; etching the spacer oxide layer from the concavity to form an air gap; and depositing a silicon nitride layer to seal the air gap.Type: GrantFiled: December 9, 2021Date of Patent: July 18, 2023Assignee: NANYA TECHNOLOGY CORPORATIONInventors: Hao-Chan Lo, Hsing-Han Wu, Jr-Chiuan Wang, Jen-I Lai, Chun-Heng Wu
-
Patent number: 11705496Abstract: A thin-film memory transistor includes a source region, a drain region, a channel region, a gate electrode, and a charge-trapping layer provided between the channel region and the gate electrode and electrically isolated therefrom, wherein the charge-trapping layer has includes a number of charge-trapping sites that is 70% occupied or evacuated using a single voltage pulse of a predetermined width of 500 nanoseconds or less and a magnitude of 15.0 volts or less. The charge-trapping layer comprises silicon-rich nitride may have a refractive index of 2.05 or greater or comprises nano-crystals of germanium (Ge), zirconium oxide (ZrO2), or zinc oxide (ZnO). The thin-film memory transistor may be implemented, for example, in a 3-dimensional array of NOR memory strings formed above a planar surface of a semiconductor substrate.Type: GrantFiled: April 5, 2021Date of Patent: July 18, 2023Assignee: SUNRISE MEMORY CORPORATIONInventors: Wu-Yi Henry Chien, Scott Brad Herner, Eli Harari
-
Patent number: 11699764Abstract: A semiconductor device includes: a semiconductor layer of a first conductivity-type; a well region of a second conductivity-type provided at an upper part of the semiconductor layer; a base region of the second conductivity-type provided at an upper part of the well region; a carrier supply region of the first conductivity-type provided at an upper part of the base region; a drift region of the first conductivity-type provided separately from the base region; a carrier reception region of the first conductivity-type provided at an upper part of the drift region; a gate electrode provided on a top surface of the well region interposed between the base region and the drift region via a gate insulating film; and a punch-through prevention region of the second conductivity-type provided at the upper part of the well region and having an impurity concentration different from the impurity concentration of the base region.Type: GrantFiled: January 31, 2022Date of Patent: July 11, 2023Assignee: FUJI ELECTRIC CO., LTD.Inventors: Kazumi Takagiwa, Hitoshi Sumida
-
Patent number: 11699731Abstract: According to at least one embodiment, a semiconductor device includes a plurality of insulating films adjacent to each other. A conductive film is provided between the plurality of insulating films. The conductive film includes molybdenum having a grain diameter substantially the same as a distance from an upper surface to a lower surface of the conductive film.Type: GrantFiled: August 26, 2020Date of Patent: July 11, 2023Assignee: KIOXIA CORPORATIONInventors: Takayuki Beppu, Masayuki Kitamura, Hiroshi Toyoda, Katsuaki Natori
-
Patent number: 11699761Abstract: The present disclosure provides a thin film transistor and a fabrication method thereof, an array substrate and a fabrication method thereof, and a display panel. The method for fabricating a thin film transistor includes: forming an active layer including a first region, a second region and a third region on a substrate; forming a gate insulating layer on a side of the active layer away from the substrate; forming a gate electrode on a side of the gate insulating layer away from the active layer; and ion-implanting the active layer from a side of the gate electrode away from the active layer, so that the first region is formed into a heavily doped region, the second region is formed into a lightly doped region, and the third region is formed into an active region.Type: GrantFiled: November 5, 2020Date of Patent: July 11, 2023Assignees: Beijing BOE Technology Development Co., Ltd., BOE TECHNOLOGY GROUP CO., LTD.Inventor: Hongfei Cheng
-
Patent number: 11695052Abstract: This disclosure describes the structure of a transistor that provides improved performance by reducing the off-state capacitance between the source and the drain by using a cap layer to extend the electrical distance between the gate and the source and drain contacts. In certain embodiments, a dielectric layer may be disposed between the gate electrode and the cap layer and vias are created in the dielectric layer to allow the gate electrode to contact the cap layer at select locations. In some embodiments, the gate electrode is offset from the cap layer to allow a more narrow cap layer and to allow additional space between the gate electrode and the drain contact facilitating the inclusion of a field plate. The gate electrode may be configured to only contact a portion of the cap layer.Type: GrantFiled: February 25, 2021Date of Patent: July 4, 2023Assignee: Finwave Semiconductor, Inc.Inventors: Bin Lu, Dongfei Pei, Mark Dipsey, Hal Emmer
-
Patent number: 11682724Abstract: A high voltage transistor structure including a substrate, a first drift region, a second drift region, a first cap layer, a second cap layer, a gate structure, a first source and drain region, and a second source and drain region is provided. The first and second drift regions are disposed in the substrate. The first and second cap layers are respectively disposed on the first and second drift regions. The gate structure is disposed on the substrate and located over at least a portion of the first drift region and at least a portion of the second drift region. The first and second source and drain regions are respectively disposed in the first and second drift regions and located on two sides of the gate structure. The size of the first drift region and the size of the second drift region are asymmetric.Type: GrantFiled: August 18, 2021Date of Patent: June 20, 2023Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chun-Ya Chiu, Ssu-I Fu, Chih-Kai Hsu, Chin-Hung Chen, Chia-Jung Hsu, Yu-Hsiang Lin
-
Patent number: 11670687Abstract: A gallium nitride substrate comprising a first main surface and a second main surface opposite thereto, wherein the first main surface is a non-polar or semi-polar plane, a dislocation density measured by a room-temperature cathode luminescence method in the first main surface is 1×104 cm?2 or less, and an averaged dislocation density measured by a room-temperature cathode luminescence method in an optional square region sizing 250 ?m×250 ?m in the first main plan is 1×106 cm?2 or less.Type: GrantFiled: June 19, 2020Date of Patent: June 6, 2023Assignee: MITSUBISHI CHEMICAL CORPORATIONInventors: Yusuke Tsukada, Shuichi Kubo, Kazunori Kamada, Hideo Fujisawa, Tatsuhiro Ohata, Hirotaka Ikeda, Hajime Matsumoto, Yutaka Mikawa
-
Patent number: 11664457Abstract: The invention provides a display device and a method of manufacturing a thin film transistor. The method of manufacturing a thin film transistor comprises: (A) providing a substrate; (B) forming a light shielding layer on the substrate, and patterning the light shielding layer to form a patterned light shielding layer; (C) forming a buffer layer on the substrate; (D) forming a semiconductor layer on the substrate, and patterning the semiconductor layer to form a patterned semiconductor layer; (E) forming an insulating layer on the substrate; and (F) forming a conductive layer on the substrate, and patterning the conductive layer to form a patterned conductive layer; wherein the same mask is used for patterning the light shielding layer and the semiconductor layer. Photoelectric effect of the thin film transistor outside the display region can be effectively avoided, while reducing the number of masks in the production process.Type: GrantFiled: June 4, 2019Date of Patent: May 30, 2023Assignees: AU OPTRONICS (KUSHAN) CO., LTD., AU OPTRONICS CORPORATIONInventors: Chin-Chuan Liu, Fu-Liang Lin
-
Patent number: 11664443Abstract: A method for manufacturing a Laterally Diffused Metal Oxide Semiconductor (LDMOS) transistor with implant alignment spacers includes etching a gate stack comprising a first nitride layer. The first nitride layer is on a silicon layer. The gate stack is separated from a substrate by a first oxide layer. The gate stack is oxidized to form a polysilicon layer from the silicon layer, and to form a second oxide layer on a sidewall of the polysilicon layer. A drain region of the LDMOS transistor is implanted with a first implant aligned to a first edge formed by the second oxide layer. A second nitride layer is formed conformingly covering the second oxide layer. A nitride etch-stop layer is formed conformingly covering the second nitride layer.Type: GrantFiled: May 10, 2021Date of Patent: May 30, 2023Assignee: NXP USA, Inc.Inventors: Hernan Rueda, Rodney Arlan Barksdale, Stephen C Chew, Martin Garcia, Wayne Geoffrey Risner
-
Patent number: 11664449Abstract: A method for forming a semiconductor device involves providing a semiconductor wafer having an active layer of a first conductivity type. First and second gates having first and second gate polysilicon are formed on the active layer. A first mask region is formed on the active layer. Between the first and second gates, using the first mask region, the first gate polysilicon, and the second gate polysilicon as a mask, a deep well of a second conductivity type, a shallow well of the second conductivity type, a source region of the first conductivity type, and first and second channel regions of the second conductivity type, are formed. In the active layer, using one or more second mask regions, first and second drift regions of the first conductivity type, first and second drain regions of the first conductivity type, and a source connection region of the second conductivity type, are formed.Type: GrantFiled: March 3, 2022Date of Patent: May 30, 2023Assignee: Silanna Asia Pte LtdInventors: David Snyder, Shanghui Larry Tu
-
Patent number: 11658233Abstract: A device including a substrate, a passivation layer, a source, a gate, a drain, and the gate including at least one step portion. Where the at least one step portion is arranged within the passivation layer, the at least one step portion includes at least one first surface and at least one second surface, where the at least one first surface is connected to the at least one second surface, where the gate includes a third surface, and where the at least one step portion is connected to the third surface. A process is also disclosed.Type: GrantFiled: November 19, 2019Date of Patent: May 23, 2023Assignee: WOLFSPEED, INC.Inventor: Kyoung-Keun Lee
-
Patent number: 11658240Abstract: A semiconductor device is provided, which includes a multi-layered substrate, a first doped region, a second doped region, and a gate structure. The multi-layered substrate has a device layer over an isolation layer and the device layer includes a first region having a first substrate thickness and a second region having a second substrate thickness that is lesser than the first substrate thickness. The first doped region is in the first region and the second doped region is in the second region. The gate structure is between the first and second doped regions.Type: GrantFiled: October 4, 2020Date of Patent: May 23, 2023Assignee: GLOBALFOUNDRIES SINGAPORE PTE. LTD.Inventor: Bong Woong Mun