Patents Examined by Raj R Gupta
-
Patent number: 9978860Abstract: A semiconductor device includes a semiconductor layer. A first conductivity type region is formed on a base layer portion of the semiconductor layer. A body region of a second conductivity type is formed on the semiconductor layer to be in contact with the first conductivity type region. A trench in which a gate electrode is embedded through a gate insulating film is formed on the semiconductor layer. The trench penetrates through the body region, so that a deepest portion thereof reaches the first conductivity type region. A source region of the first conductivity type is formed on a surface layer portion of the semiconductor layer around the trench. The gate insulating film includes a thick-film portion having a relatively large thickness on a bottom surface of the trench.Type: GrantFiled: July 29, 2016Date of Patent: May 22, 2018Assignee: ROHM CO., LTD.Inventor: Naoki Izumi
-
Patent number: 9978778Abstract: The present invention provides a method for manufacturing a TFT substrate and a structure thereof. The method for manufacturing the TFT substrate arranges a connection electrode (83) that connects two dual gate TFTs in a third metal layer to prevent the design rules of a connection electrode and a second metal layer of the prior art techniques from being narrowed due to the connection electrode being collectively present on the second metal layer with signal lines of a data line and a voltage supply line so as to facilitate increase of an aperture ratio and definition of a display panel. The present invention provides a TFT substrate structure, which has a simple structure and possesses a high aperture ratio and high definition.Type: GrantFiled: May 27, 2015Date of Patent: May 22, 2018Assignee: SHENZHEN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD.Inventors: Longqiang Shi, Baixiang Han
-
Patent number: 9969933Abstract: The present invention relates to a phosphor represented by the Formula [1]: MaSrbCacAldSieNf, wherein the phosphor includes phosphor particles in which single crystallites are three-dimensionally coupled to each other, the phosphor particles include a crystal grain boundary triple point, and [a total number of the crystal grain boundary triple points (A)]/[the number of the phosphor particles (B)] is 1.0 or less.Type: GrantFiled: January 31, 2017Date of Patent: May 15, 2018Assignee: MITSUBISHI CHEMICAL CORPORATIONInventor: Hajime Matsumoto
-
Patent number: 9966216Abstract: A new ultra-thin high-efficiency photoelectron source utilizing a metallic photonic resonant cavity having a photonic resonant cavity with a top metallic layer with a plurality of openings, each having an average dimension less than the wavelength of the excitation photons in vacuum, a bottom metallic layer and a photoelectron emission layer of semiconductor positioned between the top metallic layer and the bottom metallic.Type: GrantFiled: November 5, 2012Date of Patent: May 8, 2018Assignee: Princeton UniversityInventor: Stephen Y. Chou
-
Patent number: 9960276Abstract: The present invention provides an ESL TFT substrate structure and a manufacturing method thereof. In the ESL TFT substrate structure, an etch stop layer (5) includes a first via (51) and a second via (52) formed therein to correspond to two side portions of an oxide semiconductor layer (4). A drain terminal (6) is set in engagement with the oxide semiconductor layer (4) through the first via (51). A passivation protection layer (7) includes a through hole (72) formed therein to extend to and communicate with the second via (52). An electrode layer (8) is formed on the passivation protection layer (7) and has a side portion that is adjacent to the drain terminal (6) and is set in engagement with the oxide semiconductor layer (4) through the through hole (72) and the second via (52) to form a source terminal (81) and an opposite side portion that is extended in a direction away from the drain terminal (6) to form a pixel electrode (82).Type: GrantFiled: June 23, 2015Date of Patent: May 1, 2018Assignee: SHENZHEN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD.Inventor: Wenhui Li
-
Patent number: 9954067Abstract: A semiconductor device includes a gate structure on a substrate; a protection layer on the gate structure; a source/drain region adjacent to the gate structure; and an interconnect plug on the source/drain region. The gate structure includes a gate electrode including a top surface; and a sidewall spacer interfacing a sidewall of the gate electrode. The protection layer covers at least a first portion of the top surface and the sidewall spacer. The protection layer is interposed between the interconnect plug and the gate electrode.Type: GrantFiled: February 26, 2015Date of Patent: April 24, 2018Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Wei-Che Tsai, Hsin-Hung Chen
-
Patent number: 9954109Abstract: A vertical transistor includes a gate structure interposed between a proximate spacer doped with a first dopant-type and a distal spacer doped with the first dopant-type. The proximate spacer is formed on an upper surface of a semiconductor substrate. At least one channel region extends vertically from the proximate doping source layer to the distal doping source layer. A proximate S/D extension region is adjacent the proximate spacer and a distal S/D extension region is adjacent the distal spacer. The proximate and distal S/D extension regions include dopants that match the first dopant-type of the proximate and distal doping sources.Type: GrantFiled: May 5, 2016Date of Patent: April 24, 2018Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kangguo Cheng, Ramachandra Divakaruni
-
Patent number: 9941379Abstract: The present invention discloses a manufacturing method for a semiconductor device. The manufacturing method includes: providing a substrate; forming a semiconductor stacked structure on the substrate; forming at least apart of a stacked cap layer on the semiconductor stacked structure, wherein the part of the stacked cap layer includes a nitride layer; removing a part of the nitride layer; forming the rest part of the stacked cap layer; forming a protection layer on the stacked cap layer, and etching the protection layer to form an opening, wherein the nitride layer is not exposed by the opening; and introducing an etchant material into the opening to etch the substrate. The present invention also provides a semiconductor device made by the method.Type: GrantFiled: March 12, 2016Date of Patent: April 10, 2018Assignee: PIXART IMAGING INCORPORATIONInventors: Chih-Ming Sun, Hsin-Hui Hsu, Ming-Han Tsai
-
Patent number: 9935036Abstract: Some embodiments of the present disclosure describe an integrated circuit (IC) package assembly having first, second, and third insulated wires wire bonded with die pads on an IC die, with an outer surface of the second insulated wire located at a distance of less than an outer cross-sectional diameter of the second insulated wire from an outer surface of the first insulated wire at a first location and located at a distance of less than the outer cross-sectional diameter from an outer surface of the third insulated wire at a second location. Other embodiments may be described and/or claimed.Type: GrantFiled: June 26, 2015Date of Patent: April 3, 2018Assignee: Intel CorporationInventors: Gong Ouyang, Beom-Taek Lee
-
Patent number: 9921449Abstract: An array substrate and a display device are disclosed. The array substrate includes a display area and a gate driver circuit located outside of the display area. The display area is covered with an alignment film, and the gate driver circuit is also covered with the alignment film. With the array substrate, damage, caused by static electricity generated between conductive particles in a sealant and the gate driver circuit, to the gate driver circuit can be effectively reduced.Type: GrantFiled: June 12, 2014Date of Patent: March 20, 2018Assignees: BOE TECHNOLOGY GROUP CO., LTD., HEFEI BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.Inventors: Miao Geng, Zhangfei Gao, Junhao Liu
-
Patent number: 9917106Abstract: Embedded security circuits formed by directed self-assembly and methods for creating the same are provided herein. An example integrated circuit includes a set of one or more fin field effect transistor devices unrelated to one or more security devices of the integrated circuit; and an embedded security circuit structure comprising an array of fin field effect transistor devices related to the one or more security devices of the integrated circuit, wherein the array comprises a combination of (i) one or more fin field effect transistor devices with unbroken fin channels and (ii) one or more fin field effect transistor devices with broken fin channels, and wherein the combination forms a distinct code to be associated with the integrated circuit.Type: GrantFiled: December 30, 2015Date of Patent: March 13, 2018Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Chi-Chun Liu
-
Patent number: 9899524Abstract: A method of forming the semiconductor device that may include forming a trench in a substrate, and forming a metal nitride in the trench. The method may further include forming a split fin structure from the substrate. The metal nitride is positioned in the split portion of the fin structure. The method may continue with removing the metal nitride from a source region and drain region portion of the split fin structure, in which the metal nitride remains in a channel region portion of the split fin structure. A gate structure may then be formed on a channel region portion of the fin structure. A back bias is applied to the semiconductor device using the metal nitride in the split portion of the fin structure as an electrode.Type: GrantFiled: May 11, 2017Date of Patent: February 20, 2018Assignee: International Business Machines CorporationInventors: Veeraraghavan S. Basker, Zuoguang Liu, Xin Miao, Tenko Yamashita
-
Patent number: 9893303Abstract: A light-emitting element which includes a plurality of light-emitting layers between a pair of electrodes and has low driving voltage and high emission efficiency is provided. A light-emitting element including first to third light-emitting layers between a cathode and an anode is provided. The first light-emitting layer includes a first phosphorescent material and a first electron-transport material; the second light-emitting layer includes a second phosphorescent material and a second electron-transport material; the third light-emitting layer includes a fluorescent material and a third electron-transport material; the first to third light-emitting elements are provided in contact with an electron-transport layer positioned on a cathode side; and a triplet excitation energy level of a material included in the electron-transport layer is lower than triplet excitation energy levels of the first electron-transport material and the second electron-transport material.Type: GrantFiled: March 26, 2014Date of Patent: February 13, 2018Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Tsunenori Suzuki, Naoaki Hashimoto, Eriko Saijo, Satoshi Seo
-
Patent number: 9885587Abstract: Embodiments relate to coupling a heading sensor to a deflector surface reference for obtaining the deflector heading which can be used in estimation of the deflector angle of attack. A method may comprise: towing a plurality of streamers behind a survey vessel in a body of water, wherein at least one deflector provides a lateral component of force to the streamers; determining a deflector heading over ground using at least measurements from a heading sensor on a surface reference corresponding to the deflector; determining a deflector velocity over ground using at least measurements from a position sensor on the surface reference; determining a water current of the body of water; and estimating a deflector angle of attack based on inputs comprising the deflector heading, the deflector velocity over ground, and the water current.Type: GrantFiled: February 24, 2015Date of Patent: February 6, 2018Assignee: PGS Geophysical ASInventors: Mattias Dan Christian Oscarsson, Thomas Wennerod Firing
-
Patent number: 9881924Abstract: A semiconductor memory device includes a semiconductor substrate having active areas and a trench isolation region between the active areas. The active areas extend along a first direction. Buried word lines extend along a second direction in the semiconductor substrate. Two of the buried word lines intersect with each of the active areas, separating each of the active areas into a digit line contact area and two cell contact areas. The second direction is not perpendicular to the first direction. A digit line contact is disposed on the digit line contact area. A storage node contact is disposed on each of the two cell contact areas. The digit line contact and the storage node contact are coplanar. At least one digit line extends along a third direction over a main surface of the semiconductor substrate. The at least one digit line is in direct contact with the digit line contact.Type: GrantFiled: May 11, 2016Date of Patent: January 30, 2018Assignee: Micron Technology, Inc.Inventors: Kuo-Chen Wang, Shih-Fan Kuan, Lars Heineck, Sanh Tang
-
Patent number: 9871133Abstract: An LDMOS transistor with a dummy gate comprises an extended drift region over a substrate, a drain region in the extended drift region, a channel region in the extended drift region, a source region in the channel region, a first dielectric layer with a first thickness formed over the extended drift region, a second dielectric layer with a second thickness formed over the extended drift region and the channel region, wherein the first thickness is greater than the second thickness, and wherein the first dielectric layer and the second dielectric layer form two steps, a first gate formed over the first dielectric layer and a second gate formed above the second dielectric layer.Type: GrantFiled: September 19, 2016Date of Patent: January 16, 2018Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chun-Wai Ng, Ruey-Hsin Liu, Jun Cai, Hsueh-Liang Chou, Chi-Chih Chen
-
Patent number: 9871036Abstract: A semiconductor chip includes a first circuit and a second circuit having different reference potentials. A first potential which is a reference potential of the first circuit is applied to the semiconductor chip through any of plural lead terminals, and a second potential which is a reference potential of the second circuit is applied to the semiconductor chip through any of plural lead terminals. A substrate of the semiconductor chip has a structure in which a buried insulating layer and a semiconductor layer of a first conductivity type are laminated on a semiconductor substrate such as a SOI substrate. A fixed potential is applied to the semiconductor substrate through a die pad and a lead terminal for a substrate potential. The fixed potential is applied to the semiconductor chip through a different route from the reference potential of the first circuit and the reference potential of the second circuit.Type: GrantFiled: March 13, 2014Date of Patent: January 16, 2018Assignee: Renesas Electronics CorporationInventors: Yasutaka Nakashiba, Yutaka Akiyama
-
Patent number: 9862846Abstract: A printable ink for electronic applications is disclosed. The ink contains at least one non-interactive solvent, a binder, optionally one or more particulate fillers that may be conductive, semi-conductive or non-conductive, optionally a co-solvent and optionally other additives.Type: GrantFiled: May 22, 2015Date of Patent: January 9, 2018Assignee: E I DU PONT DE NEMOURS AND COMPANYInventors: David Andrew Greenhill, Vincenzo Arancio, Jay Robert Dorfman
-
Patent number: 9859449Abstract: A method of forming a semiconductor includes a providing a termination trench and an active trench within a semiconductor layer. The active trench is configured to be at a shallower depth than the termination trench to provide a trench depth difference. The selected trench depth difference in combination with one or more of the dopant concentration of the semiconductor layer, the thickness of the semiconductor layer, active trench width to termination trench width, and/or dopant profile of the semiconductor layer provide a semiconductor device having improved performance characteristics.Type: GrantFiled: June 19, 2017Date of Patent: January 2, 2018Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Mohammed Tanvir Quddus, Mihir Mudholkar, Michael Thomason
-
Patent number: 9859129Abstract: Semiconductor devices and manufacturing method of the same are disclosed. A semiconductor device includes a substrate, a p-type MOS transistor, an n-type MOS transistor and a cured flowable oxide layer. The substrate includes a first region and a second region. The p-type MOS transistor is in the first region. The n-type MOS transistor is in the second region. The cured flowable oxide layer covers the p-type MOS transistor and the n-type MOS transistor, wherein a first strain of the cured flowable oxide layer applying to the p-type MOS transistor is different from a second strain of the cured flowable oxide layer applying to the n-type MOS transistor, and the difference therebetween is greater than 0.002 Gpa.Type: GrantFiled: February 26, 2016Date of Patent: January 2, 2018Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Ting-Huang Kuo, Chia-Pin Lo, Wei-Barn Chen, Chen-Chieh Chiang, Chii-Ming Wu, Chi-Cherng Jeng