Patents Examined by Samuel Park
-
Patent number: 11171070Abstract: A component carrier having a stack with at least one electrically insulating layer structure and/or at least one electrically conductive layer structure and an array of exposed highly thermally conductive cooling structures integrally formed with the stack and defining cooling channels in between is disclosed.Type: GrantFiled: June 21, 2018Date of Patent: November 9, 2021Assignee: AT&S Austria Technologie & Systemtechnik AktiengesellschaftInventor: Christian Vockenberger
-
Patent number: 11165019Abstract: An ReRAM structure includes a dielectric layer. A first ReRAM and a second ReRAM are disposed on the dielectric layer. The second ReRAM is at one side of the first ReRAM. A trench is disposed in the dielectric layer between the first ReRAM and the second ReRAM. The first ReRAM includes a bottom electrode, a variable resistive layer and a top electrode. The variable resistive layer is between the bottom electrode and the top electrode. A width of the bottom electrode is smaller than a width of the top electrode. The width of the bottom electrode is smaller than a width of the variable resistive layer.Type: GrantFiled: September 20, 2019Date of Patent: November 2, 2021Assignee: UNITED MICROELECTRONICS CORP.Inventors: Shih-Min Chou, Kuo-Chih Lai, Wei-Ming Hsiao, Hui-Ting Lin, Szu-Yao Yu, Nien-Ting Ho, Hsin-Fu Huang, Chin-Fu Lin
-
Patent number: 11164969Abstract: A power transistor includes multiple substantially parallel transistor fingers, where each finger includes a conductive source stripe and a conductive drain stripe. The power transistor also includes multiple substantially parallel conductive connection lines, where each conductive connection line connects at least one source stripe to a common source connection or at least one drain stripe to a common drain connection. The conductive connection lines are disposed substantially perpendicular to the transistor fingers. At least one of the source or drain stripes is segmented into multiple portions, where adjacent portions are separated by a cut location having a higher electrical resistance than remaining portions of the at least one segmented source or drain stripe.Type: GrantFiled: November 29, 2016Date of Patent: November 2, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Henry Litzmann Edwards
-
Patent number: 11164968Abstract: According to one embodiment, a semiconductor device includes first and second electrodes, first, second and third semiconductor regions, a first conductive portion, a gate electrode, and a second insulating portion. The first and second semiconductor regions are provided on the first semiconductor region. The third semiconductor regions are selectively provided respectively on the second semiconductor regions. The first conductive portion is provided inside the first semiconductor region with a first insulating portion interposed. The gate electrode is provided on the first conductive portion and the first insulating portion and separated from the first conductive portion. The gate electrode includes first and second electrode parts. The second insulating portion is provided between the first and second electrode parts. The second insulating portion includes first and second insulating parts. The second electrode is provided on the second and third semiconductor regions.Type: GrantFiled: September 4, 2019Date of Patent: November 2, 2021Assignees: Kabushiki Kaisha Toshiba, Toshiba Electronic Devices & Storage CorporationInventors: Saya Shimomura, Tetsuya Ohno, Hiroaki Katou
-
Patent number: 11152356Abstract: In an embodiment, a semiconductor device includes a resistor that overlies a doped region of the semiconductor device. The resistor is formed as an elongated element that is formed into a pattern of a spiral. An embodiment of the pattern of the resistor includes a plurality of revolutions from the starting point to an ending point. The resistor material has one of a separation distance between adjacent revolutions that increases with distance along a periphery of the resistor material or a width of the resistor material that increases with distance along the periphery of the resistor material.Type: GrantFiled: June 20, 2019Date of Patent: October 19, 2021Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Amit Paul, Arash Elhami Khorasani, Mark Griswold
-
Patent number: 11145638Abstract: An exemplary semiconductor device can comprise (a) a substrate comprising a substrate dielectric structure between the substrate top side and the substrate bottom side, conductive pads at the substrate bottom side, and a substrate cavity through the substrate dielectric structure, (b) a base electronic component comprising inner short bumps; outer short bumps bounding a perimeter around the inner short bumps, and tall bumps between the outer short bumps and an edge of the base component top side, and (c) a mounted electronic component coupled to the inner short bumps of the base electronic component. The tall bumps of the base component can be coupled to the conductive pads of the substrate. The mounted electronic component can be located in the substrate cavity. The substrate bottom side can cover at least a portion of the outer short bumps of the base electronic component. Other examples and related methods are disclosed herein.Type: GrantFiled: September 16, 2019Date of Patent: October 12, 2021Assignee: Amkor Technology Singapore Holding PTE. LTD.Inventors: Hyun Goo Cha, Dong Hee Kang, Sang Yun Ma, Sang Hyeok Cho, Jae Yeong Bae, Ron Huemoeller
-
Patent number: 11145621Abstract: A semiconductor package device comprises a substrate, a first electronic component, a first encapsulant, a second electronic component, and a first conductive trace. The substrate has a first surface. The first electronic component is on the first surface of the substrate. The first encapsulant is on the first surface of the substrate and covers the first electronic component. The second electronic component is on the first encapsulant. The first conductive trace is within the first encapsulant. The first conductive trace is electrically connected to the second electronic component.Type: GrantFiled: June 6, 2018Date of Patent: October 12, 2021Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Jr-Wei Lin, Chia-Cheng Liu, Chien-Feng Chan
-
Patent number: 11139208Abstract: A semiconductor device includes a semiconductor wafer chip, a semiconductor device layer, and a reflectance reducing layer. The semiconductor wafer chip includes a device region and a peripheral region around the device region. The peripheral region includes a plurality of voids aligned along a side surface of the semiconductor wafer chip at a predetermined depth from a first surface of the semiconductor wafer chip. The semiconductor device element layer is on the first surface in the device region. The reflectance reducing layer is on the first surface of the semiconductor wafer chip in the peripheral region, that reduces a reflection of laser light incident from a second surface of the semiconductor wafer chip.Type: GrantFiled: September 3, 2019Date of Patent: October 5, 2021Assignee: TOSHIBA MEMORY CORPORATIONInventors: Takanobu Ono, Tsutomu Fujita, Ippei Kume, Akira Tomono
-
Patent number: 11139404Abstract: A photosensor includes a substrate, a sensing device, and a light shielding layer. The sensing device is disposed on the substrate and includes a first electrode, a photo-sensing layer, and a second electrode. The first electrode is disposed on the substrate. The photo-sensing layer is disposed on the first electrode. The second electrode is disposed on the photo-sensing layer, and the photo-sensing layer is interposed between the first electrode and the second electrode. The light shielding layer is disposed on the second electrode. Here, the photo-sensing layer has a shielded portion shielded by the light shielding layer and a photo-receiving portion not shielded by the light shielding layer, and an area of the shielded portion is 55% to 99% of an entire area of the photo-sensing layer.Type: GrantFiled: August 13, 2019Date of Patent: October 5, 2021Assignee: Au Optronics CorporationInventors: Po-Chao Chang, Ruei-Pei Chen, Chao-Chien Chiu
-
Patent number: 11139165Abstract: The disclosure describes a tunneling field effect transistor having an overlapping structure between the source and drain regions providing a greater tunneling area. The source or drain region may be a doped region in a semi-conductive substrate. The other source or drain region may be formed by epitaxial deposition over the doped region. The gate is formed over the epitaxial region where the doped and epitaxial regions overlap. The doped region may be formed in a fin structure with the epitaxial region and gate being formed on the top and sides of the fin.Type: GrantFiled: September 26, 2019Date of Patent: October 5, 2021Assignees: Taiwan Semiconductor Manufacturing Company, Ltd., National Chiao Tung UniversityInventors: Steve S. Chung, E. Ray Hsieh, Kuan-Yu Chang
-
Patent number: 11139384Abstract: A method for fabricating semiconductor device is disclosed. The method includes the steps of: providing a substrate having a first region, a second region, a third region, and a fourth region; forming a tuning layer on the second region; forming a first work function metal layer on the first region and the tuning layer of the second region; forming a second work function metal layer on the first region, the second region, and the fourth region; and forming a top barrier metal (TBM) layer on the first region, the second region, the third region, and the fourth region.Type: GrantFiled: September 4, 2019Date of Patent: October 5, 2021Assignee: UNITED MICROELECTRONICS CORP.Inventors: Kuo-Chih Lai, Yun-Tzu Chang, Wei-Ming Hsiao, Nien-Ting Ho, Shih-Min Chou, Yang-Ju Lu, Ching-Yun Chang, Yen-Chen Chen, Kuan-Chun Lin, Chi-Mao Hsu
-
Patent number: 11133346Abstract: A stacked-die image sensor may be provided with an array of image pixels. The stacked-die image sensor may include at least first and second integrated circuit dies stacked on top of one another. Some of the pixel circuitry in each pixel may be formed in the first integrated circuit die and some of the pixel circuitry in each pixel may be formed in the second integrated circuit die. Coupling structures such as conductive pads may electrically couple the pixel circuitry in the first integrated circuit die to the pixel circuitry in the second integrated circuit die. A shielding structure may partially or completely surround each conductive pad to reduce parasitic capacitive coupling between adjacent conductive pads. The shielding structure may be a metal wire coupled to a ground voltage. The shielding structure may extend between columns of image pixels and/or between rows of image pixels.Type: GrantFiled: December 30, 2019Date of Patent: September 28, 2021Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Raminda Madurawe, Richard Mauritzson
-
Patent number: 11133456Abstract: According to one embodiment, a magnetic storage device includes: a magnetoresistive effect element including a non-magnet, and a stacked structure on the non-magnet, the stacked structure including: a first ferromagnet on the non-magnet; an anti-ferromagnet being exchange-coupled with the first ferromagnet; and a second ferromagnet between the first ferromagnet and the anti-ferromagnet. The stacked structure is configured to: have a first resistance value in response to a first current flowing through the stacked structure in a first direction, and have a second resistance value different from the first resistance value in response to a second current flowing through the stacked structure in a second direction opposite to the first direction.Type: GrantFiled: March 13, 2019Date of Patent: September 28, 2021Assignee: TOSHIBA MEMORY CORPORATIONInventors: Takeshi Iwasaki, Akiyuki Murayama, Tadashi Kai, Tadaomi Daibou, Masaki Endo, Shumpei Omine, Taichi Igarashi, Junichi Ito
-
Patent number: 11133183Abstract: The disclosure describes a tunneling field effect transistor having an overlapping structure between the source and drain regions providing a greater tunneling area. The source or drain region may be a doped region in a semi-conductive substrate. The other source or drain region may be formed by epitaxial deposition over the doped region. The gate is formed over the epitaxial region where the doped and epitaxial regions overlap. The doped region may be formed in a fin structure with the epitaxial region and gate being formed on the top and sides of the fin.Type: GrantFiled: October 7, 2019Date of Patent: September 28, 2021Assignees: Taiwan Semiconductor Manufacturing Company, Ltd., National Chiao Tung UniversityInventors: Steve S. Chung, E. Ray Hsieh, Kuan-Yu Chang
-
Patent number: 11133275Abstract: A method for manufacturing a bond pad structure includes providing a substrate structure including a substrate, a first metal layer on the substrate, and a passivation layer on the first metal layer, the passivation layer having an opening extending to the first metal layer; and filling the opening of the passivation layer with a second metal layer. The bond pad structure has a significantly increased thickness compared with the thickness of the exposed portion of the first metal layer in the opening, thereby ensuring wire bonding reliability and yield.Type: GrantFiled: July 28, 2017Date of Patent: September 28, 2021Assignees: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING) CORPORATION, SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) CORPORATIONInventor: Yunlong Kong
-
Patent number: 11133256Abstract: Microelectronic assemblies, related devices, and methods are disclosed herein. In some embodiments, a microelectronic assembly may include a package substrate; a bridge, embedded in the package substrate, wherein the bridge includes an integral passive component, and wherein a surface of the bridge include first contacts in a first interconnect area and second contacts in a second interconnect area; a first die coupled to the passive component via the first contacts in the first interconnect area; and a second die coupled to the second contacts in the second interconnect area.Type: GrantFiled: June 20, 2019Date of Patent: September 28, 2021Assignee: Intel CorporationInventors: Amit Kumar Jain, Sameer Shekhar, Chin Lee Kuan, Kevin Joseph Doran, Dong-Ho Han
-
Patent number: 11133184Abstract: The disclosure describes a tunneling field effect transistor having an overlapping structure between the source and drain regions providing a greater tunneling area. The source or drain region may be a doped region in a semi-conductive substrate. The other source or drain region may be formed by epitaxial deposition over the doped region. The gate is formed over the epitaxial region where the doped and epitaxial regions overlap. The doped region may be formed in a fin structure with the epitaxial region and gate being formed on the top and sides of the fin.Type: GrantFiled: October 7, 2019Date of Patent: September 28, 2021Assignees: Taiwan Semiconductor Manufacturing Company, Ltd., National Chiao Tung UniversityInventors: Steve S. Chung, E. Ray Hsieh, Kuan-Yu Chang
-
Patent number: 11133182Abstract: The disclosure describes a tunneling field effect transistor having an overlapping structure between the source and drain regions providing a greater tunneling area. The source or drain region may be a doped region in a semi-conductive substrate. The other source or drain region may be formed by epitaxial deposition over the doped region. The gate is formed over the epitaxial region where the doped and epitaxial regions overlap. The doped region may be formed in a fin structure with the epitaxial region and gate being formed on the top and sides of the fin.Type: GrantFiled: September 26, 2019Date of Patent: September 28, 2021Assignees: Taiwan Semiconductor Manufacturing Company, Ltd., National Chiao Tung UniversityInventors: Steve S. Chung, E. Ray Hsieh, Kuan-Yu Chang
-
Patent number: 11133326Abstract: In a semiconductor device including a plurality of memory regions formed of split-gate type MONOS memories, threshold voltages of memory cells are set to different values for each memory region. Memory cells having different threshold voltages are formed by forming a metal film, which is a work function film constituting a memory gate electrode of a memory cell in a data region, and a metal film, which is a work function film constituting a memory gate electrode of a memory cell in a code region, of different materials or different thicknesses.Type: GrantFiled: May 13, 2019Date of Patent: September 28, 2021Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Naoki Takizawa, Tomoya Saito
-
Patent number: 11049973Abstract: Semiconductor device and fabrication method are provided. The method includes providing a substrate with a fin including a plurality of channel layers and a sacrificial layer; forming a dummy gate structure across the fin; forming first grooves in the fin on two sides of the dummy gate structure; forming a first protection layer on sidewalls of the first channel layer and the dummy gate structure; forming second grooves by etching the fin at bottoms of the first grooves; removing a portion of sidewalls of the initial second channel layer to form a second channel layer; removing the first protection layer; forming a doped source/drain layer in the first grooves and the second grooves; forming a dielectric layer over the substrate and the fin; removing the dummy gate structure and the sacrificial layers to form a gate opening; and forming a gate structure in the gate opening.Type: GrantFiled: September 4, 2019Date of Patent: June 29, 2021Assignees: Semiconductor Manufacturing International (Shanghai) Corporation, Semiconductor Manufacturing International (Beijing) CorporationInventor: Fei Zhou