Abstract: Devices having multiple multicomponent emissive layers are provided, where each multicomponent EML includes at least three components. Each of the components in each EML is a host material or an emitter. The devices have improved color stability and relatively high luminance.
Type:
Grant
Filed:
May 8, 2017
Date of Patent:
December 31, 2019
Assignee:
Universal Display Corporation
Inventors:
Vadim Adamovich, Michael Stuart Weaver, Nicholas J. Thompson
Abstract: An ink for forming a functional layer, which is used when any thin film layer among functional layers consisting of a plurality of thin film layers is formed, includes a functional layer forming material and a solvent for dissolving the functional layer forming material, and in which the number of particles of 0.5 ?m or more is 7 or less in 10 ml of the ink for forming a functional layer.
Type:
Grant
Filed:
August 1, 2017
Date of Patent:
December 31, 2019
Assignee:
SEIKO EPSON CORPORATION
Inventors:
Koji Imamura, Masahiro Uchida, Takuya Sonoyama
Abstract: A solid phase crystallization method of the present invention includes: providing amorphous silicon; heating the amorphous silicon to a first crystallization temperature; continuously heating the amorphous silicon to cause a temperature rise, in a first time period, from the first crystallization temperature to a second crystallization temperature, keeping the amorphous silicon in the second crystallization temperature for a predetermined time interval, causing a temperature drop of the amorphous silicon so as to gradually drop, in a second time period, from the second crystallization temperature to the first crystallization temperature, allowing continuous temperature drop of the amorphous silicon to reach the room temperature to thereby obtain low-temperature poly-silicon.
Type:
Grant
Filed:
February 22, 2018
Date of Patent:
December 24, 2019
Assignee:
WUHAN CHINA STAR OPTOELECTRONICS SEMICONDUCTOR DISPLAY TECHNOLOGY CO., LTD.
Abstract: A thin sheet (20) disposed on a carrier (10) via a surface modification layer (30) to form an article (2), wherein the article may be subjected to high temperature processing, as in FEOL semiconductor processing, not outgas and have the thin sheet maintained on the carrier without separation therefrom during the processing, yet be separated therefrom upon room temperature peeling force that leaves the thinner one of the thin sheet and carrier intact. Interposers (56) having arrays (50) of vias (60) may be formed on the thin sheet, and devices (66) formed on the interposers. Alternatively, the thin sheet may be a substrate on which semiconductor circuits are formed during FEOL processing.
Type:
Grant
Filed:
October 10, 2014
Date of Patent:
December 17, 2019
Assignee:
CORNING INCORPORATED
Inventors:
Darwin Gene Enicks, John Tyler Keech, Aric Bruce Shorey, Windsor Pipes Thomas, III
Abstract: A process of fabrication and the resulting microelectronic device that realizes metal features with larger lateral areas to maintain damage-free integrity over larger temperature ranges. The process and device enable the realization of highly durable extreme-environment microelectronic integrated circuits with increased functional capability, including realization of larger-area on-chip integrated metal-insulator-metal capacitor devices.
Type:
Grant
Filed:
February 21, 2017
Date of Patent:
November 26, 2019
Assignee:
United States of America as Represented by the Administrator of National Aeronautics and Space Administration
Abstract: The present disclosure relates to a method of forming a transistor device. In this method, first and second well regions are formed within a semiconductor substrate. The first and second well regions have first and second etch rates, respectively, which are different from one another. Dopants are selectively implanted into the first well region to alter the first etch rate to make the first etch rate substantially equal to the second etch rate. The first, selectively implanted well region and the second well region are etched to form channel recesses having equal recess depths. An epitaxial growth process is performed to form one or more epitaxial layers within the channel recesses.
Abstract: A dopant boost in the source/drain regions of a semiconductor device, such as a transistor can be provided. A semiconductor device can include a doped epitaxy of a first material having a plurality of boosting layers embedded within. The boosting layers can be of a second material different from the first material. Another device can include a source/drain feature of a transistor. The source/drain feature includes a doped source/drain material and one or more embedded distinct boosting layers. A method includes growing a boosting layer in a recess of a substrate, where the boosting layer is substantially free of dopant. The method also includes growing a layer of doped epitaxy in the recess on the boosting layer.
Abstract: A method of manufacturing a plurality of light emitting elements, the method includes: providing a semiconductor wafer; dividing the p-side nitride semiconductor layer into a plurality of demarcated element regions; forming a protective layer on regions including an outer periphery of an upper surface of the p-side nitride semiconductor layer of each of the plurality of demarcated element regions and exposed side surfaces in the semiconductor structure that are formed by the selectively removing the portion of the p-side nitride semiconductor layer; reducing a resistance of regions of the p-side nitride semiconductor layer; and dividing the semiconductor wafer into a plurality of light emitting elements.
Abstract: A semiconductor device of the present invention includes a substrate having a drift layer, metal wiring formed on an upper surface of the substrate, and an electrode formed on a back surface of the substrate, wherein the lifetime of carriers in the drift layer satisfies the following expression 1: [Expression 1] ??1.5×10?5exp(5.4×103tN-)??expression 1 ?: the lifetime of carriers in the drift layer tN-: the layer thickness of the drift layer.
Abstract: The present disclosure provides a semiconductor structure, including an Nth metal layer, a bottom electrode over the Nth metal layer, a magnetic tunneling junction (MTJ) over the bottom electrode, a top electrode over the MTJ, and an (N+M)th metal layer over the Nth metal layer. N and M are positive integers. The (N+M)th metal layer surrounds a portion of a sidewall of the top electrode. A manufacturing method of forming the semiconductor structure is also provided.
Type:
Grant
Filed:
May 10, 2016
Date of Patent:
October 22, 2019
Assignee:
Taiwan Semiconductor Manufacturing Company Ltd.
Abstract: A method is provided for fabricating an electrostatic discharge (ESD) protection structure. The method includes forming a substrate having a first region and a second region, wherein the first region and the second region have a preset distance; forming a well area in the substrate; forming a first fin portion in the substrate in the first region and a second fin portion in the substrate in the second region; forming a supporting gate structure, wherein the supporting gate structure includes a first supporting gate crossing the first fin portion and a second supporting gate crossing the second fin portion; forming a dielectric layer on the well area; and forming a conductive structure in the dielectric layer, wherein the conductive structure includes a first conductive structure connecting to the first fin portion and a second conductive structure connecting to the second fin portion.
Type:
Grant
Filed:
September 20, 2018
Date of Patent:
October 15, 2019
Assignees:
Semiconductor Manufacturing International (Beijing) Corporation, Semiconductor Manufacturing International (Shanghai) Corporation
Abstract: Devices and methods for forming a device are disclosed. A substrate is provided. The substrate has first and second major surfaces. A capacitor is disposed in the substrate. The capacitor includes a first electrode, a second electrode and an insulator separating the first and second electrodes. The second electrode encloses the first electrode and the insulator.
Abstract: According to some embodiments, an integrated circuit device is disclosed. The integrated circuit device include at least one inductor having at least one turn, a magnetic coupling ring positioned adjacent to the at least one inductor, the magnetic coupling ring comprising at least two magnetic coupling turns, the at least two magnetic coupling turns are disposed adjacent to the at least one turn to enable magnetic coupling between the at least two magnetic coupling turns and the at least one turn The integrated circuit device also includes a power electrode and a ground electrode, wherein the power electrode and the ground electrode are coupled to the at least one inductor and the magnetic coupling ring to provide a first current in the at least one inductor having a direction opposite to a second current in the magnetic coupling ring to cancel at least a portion of a magnetic field generated by the at least one inductor.
Abstract: A method includes forming a dielectric layer on a substrate and patterning the dielectric layer to form an opening in the dielectric layer. A first layer of metallic material (e.g., non-nitride metal) is deposited to form a liner layer on an upper surface of the dielectric layer and on exposed surfaces within the opening. A second layer of metallic material (e.g., copper) is deposited to fill the opening with metallic material. An overburden portion of the second layer of metallic material is removed by planarizing the second layer of metallic material down an overburden portion of the liner layer on the upper surface of the dielectric layer. A surface treatment process (e.g., plasma nitridation) is performed to convert the overburden portion of the liner layer into a layer of metal nitride material. The layer of metal nitride material is selectively etched away using a wet etch process.
Type:
Grant
Filed:
October 17, 2016
Date of Patent:
October 1, 2019
Assignee:
International Business Machines Corporation
Abstract: A method to improve transistor performance uses a wafer (100) of single-crystalline semiconductor with a first zone (102) of field effect transistors (FETs) and circuitry at the wafer surface, and an infrared (IR) laser with a lens for focusing the IR light to a second depth (112) farther from the wafer surface than the first depth of the first zone. The focused laser beam is moved parallel to the surface across the wafer to cause local multi-photon absorption at the second depth for transforming the single-crystalline semiconductor into a second zone (111) of polycrystalline semiconductor with high density of dislocations. The second zone has a height and lateral extensions, and permanently stresses the single-crystalline bulk semiconductor; the stress increases the majority carrier mobility in the channel of the FETs, improving the transistor performance.
Type:
Grant
Filed:
April 22, 2016
Date of Patent:
October 1, 2019
Assignee:
TEXAS INSTRUMENTS INCORPORATED
Inventors:
Steven Kummerl, Matthew John Sherbin, Saumya Gandhi
Abstract: The present invention comprises: a step of applying a liquid composition for forming a PZT ferroelectric film; a step of drying the film applied with the liquid composition; a step of irradiating UV rays onto the dried film at a temperature of 150 to 200° C. in an oxygen-containing atmosphere; and after the application step, the drying step, and the UV irradiation step once, or more times, a step of firing for crystallizing a precursor film of the UV-irradiated ferroelectric film by raising a temperature with a rate of 0.5° C./second or higher in an oxygen-containing atmosphere or by raising a temperature with a rate of 0.2° C./second or higher in a non-oxygen containing atmosphere, followed by keeping the temperature at 400 to 500° C. An amount of liquid composition is set such that thickness of the ferroelectric film be 150 nm or more for each application and ozone is supplied during UV irradiation.
Type:
Grant
Filed:
August 26, 2016
Date of Patent:
October 1, 2019
Assignees:
JAPAN ADVANCED INSTITUTE OF SCIENCE AND TECHNOLOGY, MITSUBISHI MATERIALS CORPORATION
Abstract: Methods of increasing the optical path length and bandwidth of a Ge-based photodiode while reducing the diode area and capacitance without compromising the optical responsivity and the resulting devices are provided. Embodiments include providing a Si substrate having a BOX layer over the Si substrate and a Si layer over the BOX layer; forming an oxide layer over the Si layer; forming a trench in the oxide layer, the trench having a center strip and a plurality of opposing fins; epitaxially growing Ge in the trench and above the oxide layer; and removing the oxide layer, a Ge center strip and a plurality of opposing fins remaining.
Abstract: A semiconductor device includes a gate structure extending in a second direction on a substrate, a source/drain layer disposed on a portion of the substrate adjacent the gate structure in a first direction crossing the second direction, a first conductive contact plug on the gate structure, and a second contact plug structure disposed on the source/drain layer. The second contact plug structure includes a second conductive contact plug and an insulation pattern, and the second conductive contact plug and the insulation pattern are disposed in the second direction and contact each other. The first conductive contact plug and the insulation pattern are adjacent to each other in the first direction. The first and second conductive contact plugs are spaced apart from each other.
Type:
Grant
Filed:
May 2, 2018
Date of Patent:
September 10, 2019
Assignee:
SAMSUNG ELECTRONICS CO., LTD.
Inventors:
Yoon-Hae Kim, Hwa-Sung Rhee, Keun-Hwi Cho
Abstract: A mask frame assembly including a frame and a mask having a first surface that contacts the frame. The mask includes an active area and pattern holes formed in the active area, the pattern holes being configured to allow a deposition material to pass through the mask. The mask also includes a rib portion disposed outside the active area and configured to block the deposition material from passing through the mask and a non-magnetic reinforcing member disposed on a part of the rib portion.
Abstract: A semiconductor package includes a semiconductor chip in which a side step or a side slope formed toward an inactive surface from an active surface is included and a width of the active surface is smaller than a width of the inactive surface, and an underfill which is disposed on the active surface and positioned at an inner side of the edge of the semiconductor chip.