Patents Examined by Stanetta D Isaac
-
Patent number: 10648097Abstract: In one example, an electroplating system comprises a bath reservoir, a holding device, an anode, a direct current power supply, and a controller. The bath reservoir contains an electrolyte solution. The holding device holds a wafer submerged in the electrolyte solution. The wafer comprises features covered by a cobalt layer. The anode is opposite to the wafer and submerged in the electrolyte solution. The direct current power supply generates a direct current between the holding device and the anode. A combination of forward and reverse pulses is applied between the holding device and the anode to electroplate a copper layer on the cobalt layer of the wafer.Type: GrantFiled: March 30, 2018Date of Patent: May 12, 2020Assignee: Lam Research CorporationInventors: Jeyavel Velmurugan, Bryan L. Buckalew, Thomas A. Ponnuswamy
-
Patent number: 10644107Abstract: The independent claims of this patent signify a concise description of embodiments. Disclosed herein is a normally-off, gallium oxide field-effect transistor. The field-effect transistor comprises a source, a source spacer, a first channel region, a second channel region, a drain spacer, and a drain. The source, the source spacer, the first channel region, the second channel region, the drain spacer, and the drain are of a first conductivity type. All the regions have the same type of doping. The field-effect transistor further includes a gate dielectric over the channel body and a gate over the gate dielectric. The first channel region has a cross-sectional area that is smaller than the second channel region.Type: GrantFiled: August 14, 2018Date of Patent: May 5, 2020Assignee: Synopsys, Inc.Inventors: Hiu Yung Wong, Nelson de Almeida Braga, Rimvydas Mickevicius
-
Patent number: 10622268Abstract: An apparatus and a method for implanting ions are disclosed. In an embodiment, the apparatus includes a receptacle configured to support the wafer, a source of dopants configured to selectively provide dopants to an implantation region of the wafer and a source of radiation configured to selectively irradiate the implantation region.Type: GrantFiled: December 8, 2015Date of Patent: April 14, 2020Assignee: Infineon Technologies AGInventors: Johannes Georg Laven, Moriz Jelinek, Werner Schustereder, Hans-Joachim Schulze
-
Patent number: 10622266Abstract: The disclosure is directed to methods of identifying a space within an integrated circuit structure as a mandrel space or a non-mandrel space. One method may include: identifying a space between freestanding spacers as being one of: a former mandrel space created by removal of a mandrel from between the freestanding spacers or a non-mandrel space between adjacent mandrels prior to removal of the mandrel, based on a line width roughness of the space, wherein the line width roughness represents a deviation of a width of the space from a centerline axis along a length of the space.Type: GrantFiled: April 4, 2017Date of Patent: April 14, 2020Assignee: GLOBALFOUNDRIES INC.Inventors: Erik A. Verduijn, Genevieve Beique, Nicholas V. LiCausi, Lei Sun, Francis G. Goodwin
-
Patent number: 10622356Abstract: A semiconductor device includes an n-channel, a p-channel, a first gate dielectric layer, a second gate dielectric layer, a first metal gate electrode and a second metal gate electrode. The n-channel and the p-channel are made of different materials. The first gate dielectric layer is present on at least opposite sidewalls of the n-channel. The second gate dielectric layer is present on at least opposite sidewalls of the p-channel. The first metal gate electrode is present on the first gate dielectric layer. The second metal gate electrode is present on the second gate dielectric layer. The first metal gate electrode and the second metal gate electrode are made of substantially the same material.Type: GrantFiled: January 19, 2016Date of Patent: April 14, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chia-Yuan Chang, Xiong-Fei Yu, Hui-Cheng Chang
-
Patent number: 10615050Abstract: Methods for seam-less gapfill comprising depositing a film in a feature, treating the film to change some film property and selectively etching the film from the top surface are described. The deposition, treatment and etching are repeated to form a seam-less gapfill in the feature.Type: GrantFiled: April 12, 2018Date of Patent: April 7, 2020Assignee: Applied Materials, Inc.Inventors: Rui Cheng, Abhijit Basu Mallick, Pramit Manna, Yihong Chen
-
Patent number: 10607941Abstract: A method includes encapsulating a device die in an encapsulating material, forming a first dielectric layer over the device die and the encapsulating material, forming first redistribution lines extending into the first dielectric layer to electrically couple to the device die, forming an alignment mark over the first dielectric layer, wherein the alignment mark includes a plurality of elongated strips, forming a second dielectric layer over the first redistribution lines and the alignment mark, and forming second redistribution lines extending into the second dielectric layer to electrically couple to the first redistribution lines. The second redistribution lines are formed using the alignment mark for alignment.Type: GrantFiled: April 30, 2018Date of Patent: March 31, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jhih-Yu Wang, Yung-Chi Chu, Sih-Hao Liao, Yu-Hsiang Hu, Hung-Jui Kuo
-
Patent number: 10608143Abstract: A light-emitting component is disclosed. In an embodiment the light-emitting device includes a first layer stack for generating light, at least one additional layer stack for generating light, wherein each of the first layer stack and the at least one additional layer stack are separately drivable from one another and an auxiliary structure arranged between the first layer stacks and the at least one additional layer stacks.Type: GrantFiled: February 11, 2016Date of Patent: March 31, 2020Assignee: OSRAM OLED GMBHInventors: Daniel Riedel, Andreas Rausch, Ulrich Niedermeier
-
Patent number: 10600724Abstract: A leadframe includes a first die attach pad (“DAP”) having a first longitudinally extending edge surface and a second DAP having a first longitudinally extending edge surface. The second DAP is positioned with the first longitudinally extending edge surface thereof in adjacent, laterally and vertically spaced relationship with the first longitudinally extending edge surface of the first DAP.Type: GrantFiled: May 10, 2016Date of Patent: March 24, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Chia-Yu Chang, Chih-Chien Ho, Steven Su
-
Patent number: 10600689Abstract: Through vias and conductive routing layers in semiconductor substrates and associated methods of manufacturing are disclosed herein. In one embodiment, a method for processing a semiconductor substrate includes forming an aperture in a semiconductor substrate and through a dielectric on the semiconductor substrate. The aperture has a first end open at the dielectric and a second end opposite the first end. The method can also include forming a plurality of depressions in the dielectric, and simultaneously depositing a conductive material into the aperture and at least some of the depressions.Type: GrantFiled: August 28, 2017Date of Patent: March 24, 2020Assignee: Micron Technology, Inc.Inventors: Kyle K. Kirby, Sarah A. Niroumand
-
Patent number: 10600675Abstract: A method may include providing a silicon-on-insulator (SOI) substrate, the SOI substrate comprising an insulator layer and a silicon layer. The silicon layer may be disposed on the insulator layer, where the silicon layer comprises a first silicon thickness variation. The method may include forming an oxide layer on the silicon layer, where the oxide layer has a uniform thickness. The method may include selectively etching the oxide layer on the silicon layer, wherein the oxide layer comprises a first non-uniform oxide thickness. After thermal processing of the SOI substrate in an oxygen ambient, the non-uniform oxide thickness may be configured to generate a second silicon thickness variation in the silicon layer, less than the first silicon thickness variation.Type: GrantFiled: October 9, 2017Date of Patent: March 24, 2020Assignee: Varian Semiconductor Equipment Associates, Inc.Inventors: Andrew M. Waite, Morgan D. Evans, John Hautala
-
Patent number: 10600956Abstract: An electronic device is provided to include a semiconductor memory which includes one or more variable resistance elements, wherein each variable resistance element may include a Magnetic Tunnel Junction (MTJ) structure including a free layer having a changeable magnetization direction, a pinned layer having a fixed magnetization direction and a tunnel barrier layer interposed between the free layer and the pinned layer; and a sidewall spacer disposed on a sidewall of the variable resistance element and including an amorphous silicon.Type: GrantFiled: April 24, 2018Date of Patent: March 24, 2020Assignee: SK hynix Inc.Inventor: Ga-Young Ha
-
Patent number: 10593758Abstract: A method for manufacturing a power semiconductor device includes forming a trench in a semiconductor substrate, forming a gate insulation film and a gate electrode in the trench, implanting a first conductivity type impurity into the semiconductor substrate to form a first conductivity type body region, implanting a second conductivity type impurity onto a surface of the semiconductor substrate to form a second conductivity type source region, forming an interlayer insulation film in the trench, implanting the first conductivity type impurity onto the surface of the semiconductor substrate to form a first conductivity type highly doped body contact region, exposing a portion of a side surface of the trench, and forming a source metal to be in contact with the exposed side surface of the trench.Type: GrantFiled: April 24, 2018Date of Patent: March 17, 2020Assignee: MagnaChip Semiconductor, Ltd.Inventors: Seong Jo Hong, Soo Chang Kang, Ha Yong Yang, Young Ho Seo
-
Patent number: 10586869Abstract: An object is to manufacture a semiconductor device including an oxide semiconductor film, which has stable electric characteristics and high reliability. A crystalline oxide semiconductor film is formed, without performing a plurality of steps, as follows: by utilizing a difference in atomic weight of plural kinds of atoms included in an oxide semiconductor target, zinc with low atomic weight is preferentially deposited on an oxide insulating film to form a seed crystal including zinc; and tin, indium, or the like with high atomic weight is deposited on the seed crystal while causing crystal growth. Further, a crystalline oxide semiconductor film is formed by causing crystal growth using a seed crystal with a hexagonal crystal structure including zinc as a nucleus, whereby a single crystal oxide semiconductor film or a substantially single crystal oxide semiconductor film is formed.Type: GrantFiled: July 20, 2015Date of Patent: March 10, 2020Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Yusuke Nonaka, Takayuki Inoue, Masashi Tsubuku, Kengo Akimoto, Akiharu Miyanaga
-
Patent number: 10586712Abstract: According to a mode of the present invention, a method of manufacturing an electronic component includes: preparing a component main-body 110 including a first surface having an electrode-formed region having a plurality of bump electrodes 103, a second surface opposite to the first surface, and side peripheral surfaces connecting the first surface and the second surface; forming a mask section M1 on at least a peripheral portion of the first surface, the mask section surrounding the electrode-formed region, a height of the mask section being equal to or more than a height of the plurality of bump electrodes; bonding the mask section of the first surface to an adhesive layer 30 on a holder for holding a component; forming a protective film 105 on the component main-body, the protective film covering the second surface and the side peripheral surfaces; and removing the mask section M1 from the first surface.Type: GrantFiled: August 17, 2016Date of Patent: March 10, 2020Assignee: ULVAC, INC.Inventors: Takashi Kageyama, Tetsuya Shimada, Koji Takahashi, Yuu Nakamuta, Manabu Harada
-
Patent number: 10553450Abstract: A method for thermally processing a minimally absorbing thin film in a selective manner is disclosed. Two closely spaced absorbing traces are patterned in thermal contact with the thin film. A pulsed radiant source is used to heat the two absorbing traces, and the thin film is thermally processed via conduction between the two absorbing traces. This method can be utilized to fabricate a thin film transistor (TFT) in which the thin film is a semiconductor and the absorbers are the source and the drain of the TFT.Type: GrantFiled: March 2, 2015Date of Patent: February 4, 2020Assignee: NCC NANO, LLCInventors: Kurt A. Schroder, Robert P. Wenz
-
Patent number: 10553503Abstract: Flip-chip package reliability monitoring and systems of monitoring using capacitive sensors are disclosed. The monitoring is conducted in situ and in real-time without the need for destructive testing of the packages. The capacitive sensors can be used for flip-chip package reliability monitoring.Type: GrantFiled: October 2, 2017Date of Patent: February 4, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Taryn J. Davis, Jonathan R. Fry, Tuhin Sinha
-
Patent number: 10546871Abstract: A semiconductor memory device according to an embodiment comprises: a memory cell array region including a plurality of conductive layers that are electrically connected to a plurality of memory cells arranged in a first direction on a semiconductor substrate, the first direction intersecting a surface of the semiconductor substrate; a stepped part for contacting the plurality of conductive layers to a wiring line; a contact extending in the first direction and being connected to the conductive layer in the stepped part; and a plurality of columnar bodies extending in the first direction and penetrates the conductive layer in the stepped part and including a first columnar body having a first height and a second columnar body having a second height which is lower than the first height.Type: GrantFiled: September 12, 2016Date of Patent: January 28, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventor: Kenji Aoyama
-
Patent number: 10541139Abstract: A method of forming a semiconductor device includes forming fins on a substrate, depositing a gate layer having a first material on the fins, and depositing a sacrificial layer having a second material on the gate layer. The method further includes removing a first portion of the sacrificial layer using a first slurry or etchant having a first selectivity of second material to first material. The method further includes removing a first portion of the gate layer and a second portion of the sacrificial layer using a second slurry or etchant having a second selectivity of second material to first material to form a planarized gate layer. The first selectivity is greater than the second selectivity. An example benefit includes reduced dependency of the gate layer planarization process on underlying structure density and reduced variation in thickness of the gate layer on device structures across a wafer.Type: GrantFiled: March 24, 2016Date of Patent: January 21, 2020Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Po-Chin Nien, William Weilun Hong, Ying-Tsung Chen
-
Patent number: 10535819Abstract: In a method for fabricating an electronic device including a semiconductor memory, the method includes: forming stack structures, each of the stack structures including a variable resistance pattern; forming capping layers on the stack structures, the capping layers including an impurity; forming a gap fill layer between the stack structures; and removing the impurity from the capping layers and densifying the gap fill layer by irradiating the capping layers and the gap fill layer with ultraviolet light.Type: GrantFiled: March 30, 2018Date of Patent: January 14, 2020Assignee: SK HYNIX INC.Inventors: Hyo June Kim, Chi Ho Kim, Sang Hoon Cho, Eung Rim Hwang