Abstract: Processor-based systems employing local dynamic power management based on controlling performance and operating power consumption, and related methods. The processor-based system is configured to locally manage its power consumption by dynamically adjusting operating frequency and/or operating voltage of power supplied to the processor-based system. The processor-based system includes a power control circuit that is aware of the overall power budget for the processor-based system. The control processor in the processor-based system can dynamically increase the voltage level of the power supplied to the processor-based system and/or the operating frequency if the consumed power is lower than the power budget. The power control circuit can also dynamically decrease the operating frequency and/or the voltage level of the power supplied to the processor-based system if the consumed power is higher than the power budget.
Type:
Grant
Filed:
February 17, 2021
Date of Patent:
May 10, 2022
Assignee:
Microsoft Licensing Technology, LLC
Inventors:
Smitha L. Rapaka, Patrick Y. Law, Teague C. Mapes
Abstract: A semiconductor device includes a first control circuit controlling a first child clock source to receive a clock signal from a parent clock source, a first channel management (CM) circuit transmitting a first clock request to the first control circuit in response to a second clock request received from a first IP block, a second control circuit controlling a second child clock source to receive the clock signal from the parent clock source, a second CM circuit transmitting a third clock request to the second control circuit in response to a fourth clock request received from a second IP block, and a power management unit transmitting a power control command to the first CM circuit and the second CM circuit to control a power state of the first IP block and the second IP block. The first CM circuit and the second exchange signals to maintain a master-slave relationship.
Abstract: An electronic apparatus includes a detection unit configured to detect a change from a state where a person is present to a state where the person is absent based on output of a distance sensor which detects an object present within a predetermined detection range, and a captured image covering a predetermined imaging range.
Abstract: A flash memory capable of automatically releasing a deep power-down mode is provided. The flash memory includes: a standard command interface (I/F) circuit and a deep power-down mode (DPD) controller, operating through an external power voltage; and an internal circuit, operating through internal voltages supplied from voltage supply nodes. The DPD controller detects whether the flash memory is in the deep power-down mode when a standard command is inputted to the standard command I/F circuit and recovers the internal circuit from the DPD mode in the case where the deep power-down mode is detected. The standard command is executed after the internal circuit is recovered.
Abstract: Embodiments of this application disclose a method for managing a power supply state of a memory and a chip, where the memory includes a plurality of storage areas, and the plurality of storage areas are separately powered by an independent power supply. The method includes: determining an occupancy condition of the plurality of storage areas by a program according to allocation address information of a segment, in the program, to be stored in the plurality of storage areas; and configuring a power supply state of the plurality of storage areas according to the occupancy condition of the plurality of storage areas by the program.
Abstract: In some examples, a non-transitory machine-readable medium can include instructions executable by a processing resource to: monitor system power for a computing system that includes a first computing component type and a second computing component type, determine a power event type for the computing system based on the monitored system power, and alter a power limit of the second computing component type by a predetermined increment based on the power event type while maintaining a power limit of the first computing component type when the second computing component type is a sub-system of the computing system.
Type:
Grant
Filed:
July 31, 2018
Date of Patent:
April 19, 2022
Assignee:
Hewlett-Packard Development Company, L.P.
Inventors:
Christopher Woodbury, Angus Liu, Shaheen Saroor
Abstract: An apparatus is provided which comprises: a first circuitry to estimate variation of an internal impedance of a battery; a second circuitry to estimate a high power that the battery can supply for a first time-period, based on the estimated variation of the impedance of the battery; and a third circuitry to facilitate operation of one or more components of the apparatus in accordance with the estimated high power for the first time-period.
Type:
Grant
Filed:
June 12, 2020
Date of Patent:
April 5, 2022
Assignee:
Intel Corporation
Inventors:
Naoki Matsumura, Brian C. Fritz, Andy Keates, Alexander B. Uan-Zo-Li
Abstract: Systems and methods for time synchronization for clocks separated by a communication link allow a master clock to be positioned at a downstream-facing port or an upstream-facing port and to send synchronization commands with an associated time stamp embedded in transport layer protocol (TLP) prefixes to a slave clock. The slave clock may update its time value based on the received time stamp. Further, the slave may calculate a round trip delay between the master clock and the slave clock and use this delay calculation to correct the slave clock. The delay calculation may likewise be made using TLP prefixes. By using TLP prefixes in this fashion, the time synchronization can piggyback on existing message traffic, which reduces signaling overhead. Likewise, by using the TLP prefixes, the time synchronization may be initiated from either an upstream-facing port or a downstream-facing port.
Type:
Grant
Filed:
July 13, 2020
Date of Patent:
March 29, 2022
Assignee:
QUALCOMM Incorporated
Inventors:
Yiftach Benjamini, Amit Gil, Shaul Yohai Yifrach
Abstract: Systems, apparatuses, and methods for reducing chiplet interrupt latency are disclosed. A system includes one or more processing nodes, one or more memory devices, a communication fabric coupled to the processing unit(s) and memory device(s) via link interfaces, and a power management unit. The power management unit manages the power states of the various components and the link interfaces of the system. If the power management unit detects a request to wake up a given component, and the link interface to the given component is powered down, then the power management unit sends an out-of-band signal to wake up the given component in parallel with powering up the link interface. Also, when multiple link interfaces need to be powered up, the power management unit powers up the multiple link interfaces in an order which complies with voltage regulator load-step requirements while minimizing the latency of pending operations.
Type:
Grant
Filed:
May 18, 2020
Date of Patent:
March 22, 2022
Assignees:
Advanced Micro Devices, Inc., ATI Technologies ULC
Inventors:
Benjamin Tsien, Michael J. Tresidder, Ivan Yanfeng Wang, Kevin M. Lepak, Ann Ling, Richard M. Born, John P. Petry, Bryan P. Broussard, Eric Christopher Morton
Abstract: A method for operating a device including a processing unit having a switchable power saving mode for reducing its power consumption. The method includes the following acts performed by the processing unit: determining if an application running in foreground is compatible with the power saving mode; and switching the power saving mode depending on whether the application running in foreground is determined compatible with the power saving mode.
Abstract: A chip includes a receiving, a transmission, a control, and a switch circuit. The receiving circuit is operated at a first voltage and receives a first data. The transmission circuit is operated at the first voltage. Under general mode, the control circuit is operated at a second voltage and generates a second data to the transmission circuit according to the first data. The control circuit includes a first clock source configured to provide a first clock under general mode. The control circuit is operated according to the first clock. Under general mode, the switch circuit is operated at the first voltage, and controls the second voltage to pause the second voltage supplying to the control circuit to enter sleep mode. Under sleep mode, the switch circuit controls the supply of the second voltage to the control circuit according to the first data to return to general mode.
Type:
Grant
Filed:
December 24, 2020
Date of Patent:
March 8, 2022
Assignee:
REALTEK SEMICONDUCTOR CORPORATION
Inventors:
Chun-Chieh Chan, Heng-Yi Chen, Hsing-Yu Lin
Abstract: A circuit and method are provided for setting a phase relationship between a first signal and a second signal having a known frequency relationship to a master signal but having an unknown phase relationship to each other. One or more phase signals is generated based on the master signal, the phase signals having different phases from each other. One of these phase signals is selected based on the phase of the first signal and a target phase delay between the first signal and second signal. The second signal is generated based on the phase and frequency of the selected phase signal.
Abstract: A functional safety POR system requires implementing voltage detectors and supervisory functions in a complex SOC. These features are implemented within the SOC without external components. Three stages of voltage monitoring are implemented to ensure redundancy.
Abstract: A display device includes: a display panel including scan lines, a first power line, a second power line, and pixels connected to the scan lines and the first and second power lines; a gate driver to sequentially provide scan signals to the scan lines based on a clock signal; and a power supply including transistors to convert an input power voltage into a first power voltage through a switching operation of the transistors and to supply the first power voltage to the first power line through a first output terminal. In response to an amount of current flowing through the pixels being less than a first reference current amount, the power supply is configured to change one or more of an off-duty of at least one of the transistors, a channel capacitance of at least one of the transistors, a switching frequency of at least one of the transistors, and a slew rate of at least one of control signals for the transistors.
Abstract: According to one embodiment, an apparatus is disclosed. The apparatus includes a memory device having a device identification, The apparatus further includes a low power wake circuit configured to receive a low power wake signal and an identification information, and further configured to initiate a transition of the memory device from a low power state to an active state responsive to an active low power wake signal and the wake identification information matching the device identifier.
Type:
Grant
Filed:
September 25, 2019
Date of Patent:
February 15, 2022
Assignee:
Micron Technology, Inc.
Inventors:
Rajesh Sundaram, William Low, Sowmiya Jayachandran
Abstract: Methods, systems, and devices for architecture-based power management for a memory device are described. Aspects include operating a first memory bank within a memory device in a first mode and a second memory bank within the memory device in a second mode. The memory device may receive a power down command for the first memory bank while operating the first memory bank in the first mode and the second memory bank in the second mode and switch the first memory bank from the first mode to a first low power mode while maintaining the second memory bank in the second mode. The first low power mode corresponds to less power consumption by the first memory bank than the first mode. In some cases, switching the first memory bank from the first mode to the first low power mode includes deactivating circuitry dedicated to the first memory bank.
Type:
Grant
Filed:
August 26, 2019
Date of Patent:
February 8, 2022
Assignee:
Micron Technology, Inc.
Inventors:
Christophe Vincent Antoine Laurent, Andrea Martinelli, Graziano Mirichigni
Abstract: Methods and apparatus for synchronization of time between independently operable processors. Time synchronization between independently operable processors is complicated by a variety of factors. For example, neither independently operable processor controls the other processor's task scheduling, power, or clocking. In one exemplary embodiment, a processor can initiates a time synchronization process by disabling power state machines and transacting timestamps for a commonly observed event. In one such embodiment, timestamps may be transferred via inter-processor communication (IPC) mechanisms (e.g., transfer descriptors (TDs), and completion descriptors (CDs)). Both processors may thereafter coordinate in time synchronization efforts (e.g., speeding up or slowing down their respective clocks, etc.).
Abstract: Techniques are disclosed regulating an amount of power consumed by a server from a set of power supplies in which at least one power supply of the set is inactive. The power to a server, upon detecting that at least one power supply is inactive, is restricted based on a degree to which a power threshold value for the remaining power supplies is exceeded. The applied power reduction may be based on a proportion of a measurement interval during which an alert signal is received. The longer the alert signal is received by the system, the more server power consumption is reduced.
Abstract: An apparatus is provided which comprises: a first Power Management Unit (PMU); and a second PMU, wherein the first PMU is to manage transition of the apparatus from a low power state to a first active state, wherein the second PMU is to manage transition of the apparatus from the first active state to a second active state, and wherein the second PMU is to be powered down while the apparatus is to be in the low power state.
Type:
Grant
Filed:
May 4, 2020
Date of Patent:
February 1, 2022
Assignee:
Intel Corporation
Inventors:
Dileep J. Kurian, Pranjali S. Deshmukh, Sriram Kabisthalam Muthukumar, Ankit Gupta, Tanay Karnik, David Arditti Ilitzky, Saurabh Bhandari
Abstract: An SCP boot system includes a chassis housing a BIOS and an SCP that presents a virtual BIOS boot media location to the BIOS. The SCP may receive a first physical boot media location from a management system and, when the SCP receives a first BIOS boot image retrieval request from the BIOS that is directed to the virtual BIOS boot media location, it retrieves a first BIOS boot image from the first physical boot media location and provides it to the BIOS. The SCP may then receive a second physical boot media location from the management system and, when the SCP subsystem receives a second BIOS boot image retrieval request from the BIOS that is directed to the virtual BIOS boot media location, it retrieves a second BIOS boot image from the second physical boot media location and provides it to the BIOS.
Type:
Grant
Filed:
October 7, 2020
Date of Patent:
January 11, 2022
Assignee:
Dell Products L.P.
Inventors:
Robert W. Hormuth, William Price Dawkins, Gaurav Chawla, Mark Steven Sanders, Jimmy D. Pike, Elie Jreij