Patents Examined by Steven H. Loke
-
Patent number: 10944012Abstract: An inverter that includes an n-type field effect transistor (nFET) and a p-type field effect transistor (pFET) vertically stacked one atop the other and containing a buried metal semiconductor alloy strap that connects a drain region of the nFET to a drain region of the pFET is provided. Also, provided is a cross-coupled inverter pair with nFETs and pFETs stacked vertically.Type: GrantFiled: January 2, 2019Date of Patent: March 9, 2021Assignee: International Business Machines CorporationInventors: Alexander Reznicek, Kangguo Cheng, Karthik Balakrishnan, Pouya Hashemi
-
Patent number: 10935516Abstract: A method for fabricating a semiconductor device including an ion-sensitive field-effect transistor (ISFET) with enhanced sensitivity includes forming a microwell within a stack including alternating dielectric layers formed on a semiconductor chip corresponding to an ISFET. Forming the stack includes forming a first dielectric layer including a first material and a second dielectric layer including a second material. The method further includes etching the second dielectric layer selective to at least the first dielectric layer using a wet etch process, and forming a macrowell from the microwell having a shape defined by the etching.Type: GrantFiled: March 13, 2019Date of Patent: March 2, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kangguo Cheng, Chanro Park, Juntao Li, Ruilong Xie
-
Patent number: 10930742Abstract: A reconstituted wafer includes a plurality of apertures defined in a first substrate. A module is positioned in each aperture and coupled to circuit traces on the first substrate by operation of beam leads extending from the module. A second substrate is positioned over the first substrate and each module is enclosed in a space defined by the respective aperture and the second substrate. The module includes a lid and at least one mode suppression circuit disposed in the lid. The modules may include an invariant die where different technologies are stacked together.Type: GrantFiled: March 17, 2020Date of Patent: February 23, 2021Assignee: Raytheon CompanyInventors: Hooman Kazemi, Mark Rosker, Thomas E. Kazior, Shane A. O'Connor, Emily Elswick
-
Patent number: 10923583Abstract: The present invention relates to the technical field of power semiconductor devices, particularly to an insulated gate bipolar transistor with a MOS controllable hole path. According to the present invention, a MOS controllable gate structure formed by a gate dielectric layer, a MOS control gate electrode and a P-type MOS channel region are embedded in a P+ floating p-body region of the conventional IGBT structure. The MOS region is equivalent to a switch controlled by a gate voltage. When the device is turned on under a forward voltage, the potential of the p-body region is floated to store holes, reducing the saturation conduction voltage drop of the device. Under the condition of turn-off and short-circuit, the hole extracting path is provided and the Miller capacitance is lowered, thereby lowering the turn-off losses and enhancing the short-circuit withstand capability.Type: GrantFiled: October 15, 2019Date of Patent: February 16, 2021Assignee: UNIVERSITY OF ELECTRONIC SCIENCE AND TECHNOLOGY OF CHINAInventors: Zehong Li, Xin Peng, Yishang Zhao, Min Ren, Bo Zhang
-
Patent number: 10916537Abstract: An electric static discharge (ESD) diode pair is disclosed. The first diode of the device includes a first diode junction portion having vertically orientated and horizontally oriented portions of a first conductivity and a second diode junction portion of a second conductivity in direct contact with both of the vertically orientated and horizontally orientated portions of the first diode junction portion. The second diode of the device includes a first diode junction portion having vertically orientated and horizontally oriented portions of a second conductivity and a second diode junction portion having a first conductivity in direct contact with both of the vertically orientated and horizontally orientated portions of the first diode junction portion. A common electrical contact is in direct contact first diode junction portion for each of the first diode and the second diode.Type: GrantFiled: June 27, 2018Date of Patent: February 9, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Karthik Balakrishnan, Bahman Hekmatshoartabari, Alexander Reznicek, Jeng-Bang Yau
-
Patent number: 10910561Abstract: Providing for two-terminal memory that mitigates diffusion of external material therein is described herein. In some embodiments, a two-terminal memory cell can comprise an electrode layer. The electrode layer can be at least in part permeable to ionically or chemically reactive material, such as oxygen or the like. The two-terminal memory can further comprise a diffusion mitigation material disposed between the electrode layer and external material. This diffusion mitigation material can be selected to mitigate or prevent diffusion of the undesired element(s) or compound(s), to mitigate or avoid exposure of such element(s) or compound(s) to the electrode layer. Accordingly, degradation of the two-terminal memory as a result of contact with the undesired element(s) or compound(s) can be mitigated by various disclosed embodiments.Type: GrantFiled: May 5, 2017Date of Patent: February 2, 2021Assignee: CROSSBAR, INC.Inventors: Steven Patrick Maxwell, Sung Hyun Jo
-
Patent number: 10903333Abstract: A field effect transistor having at least a gate, source, and drain electrodes and a semiconductor channel for controlling transport of charge carriers between the source and drain electrodes, the gate being insulated from the channel by an dielectric, at least a portion of the dielectric disposed between the gate electrode and the semiconductor channel being doped or imbued with the an element which if doped or imbued into a semiconductor material would cause the semiconductor to be p-type. The p-type element used to dope or imbue the gate dielectric is preferably Mg.Type: GrantFiled: July 28, 2017Date of Patent: January 26, 2021Assignee: HRL Laboratories, LLCInventors: Yu Cao, Rongming Chu, Zijian Ray Li
-
Patent number: 10892390Abstract: A light-emitting element according to an embodiment comprises: a light-emitting structure including a first conductive type semiconductor layer, a second conductive type semiconductor layer, and an active layer formed between the first and second conductive type semiconductor layers; a reflective layer formed on the second conductive type semiconductor layer; a capping layer formed on the reflective layer to surround the reflective layer; a first electrode electrically connected with the first conductive type semiconductor layer; a first bonding pad electrically connected with the first electrode; and a second bonding pad electrically connected with the second electrode, wherein the light-emitting structure includes a recess extending to a region of the first conductive type semiconductor layer through the second conductive type semiconductor layer and the active layer; the first electrode is formed within the recess and electrically connected with the first conductive type semiconductor layer, and includes aType: GrantFiled: February 3, 2017Date of Patent: January 12, 2021Assignee: LG INNOTEK CO., LTD.Inventors: Jae Won Seo, Sang Youl Lee, Woo Sik Lim
-
Patent number: 10879313Abstract: First electrically conductive lines, first pillar structures, second electrically conductive lines, second pillar structures, third electrically conductive lines, third pillar structures, fourth electrically conductive lines, and fourth pillar structures are formed over a substrate. Each pillar structure includes a memory element. Interconnection structures are formed on the first electrically conductive lines. The first electrically conductive lines may have thinned segments located outside the area of the arrays of memory elements, and the interconnection structures may be formed on the thinned segments. Alternatively or additionally, the interconnection structures may include a vertical stack of a first conductive via structure contacting a respective one of the first electrically conductive lines, a conductive pad structure, and a second conductive via structure.Type: GrantFiled: May 13, 2019Date of Patent: December 29, 2020Assignee: SANDISK TECHNOLOGIES LLCInventors: Yuji Takahashi, Wei Kuo Shih
-
Patent number: 10879222Abstract: Provided is a power chip integration module including: a first semiconductor chip; a second semiconductor chip; a wiring layer on an upper surface or a lower surface of the first semiconductor chip and the second semiconductor chip to electrically connect the first semiconductor chip and the second semiconductor chip; an internal electrode extending from an internal electrode pad on an upper surface of at least one of the wiring layer, the first semiconductor chip, the second semiconductor chip, and combinations thereof to an external solder pad formed on an installation surface of the first semiconductor chip and the second semiconductor chip; and a first molding member in a shape to surround at least a portion of the first semiconductor chip, the second semiconductor chip, and the internal electrode.Type: GrantFiled: November 28, 2018Date of Patent: December 29, 2020Assignee: HYUNDAI AUTRON CO., LTD.Inventor: Han Sin Cho
-
Patent number: 10871688Abstract: An array substrate, a manufacturing method thereof and a display device are provided. The array substrate includes a first conductive pattern, an insulation layer covering the first conductive pattern, and a second conductive pattern arranged on the insulation layer. The insulation layer includes a via-hole through which the first conductive pattern is connected to the second conductive pattern. A conductive post connected to the first conductive pattern and the second conductive pattern is formed in the via-hole.Type: GrantFiled: May 27, 2016Date of Patent: December 22, 2020Assignees: BOE TECHNOLOGY GROUP CO., LTD., BEIJING BOE DISPLAY TECHNOLOGY CO., LTD.Inventors: Jinyu Ren, Dan Wang, Changjian Xu, Guojing Ma, Bo Zhou
-
Patent number: 10872759Abstract: A silicon carbide single crystal substrate includes a first main surface, a second main surface, and a circumferential edge portion. The second main surface is opposite to the first main surface. The circumferential edge portion connects the first main surface and the second main surface. The circumferential edge portion has a linear orientation flat portion, a first arc portion having a first radius, and a second arc portion connecting the orientation flat portion and the first arc portion and having a second radius smaller than the first radius, when viewed along a direction perpendicular to the first main surface.Type: GrantFiled: June 24, 2015Date of Patent: December 22, 2020Assignee: Sumitomo Electric Industries, Ltd.Inventors: Kyoko Okita, Tsubasa Honke
-
Patent number: 10872905Abstract: An integrated circuit comprises a ferroelectric memory cell comprising a ferroelectric film comprising a binary oxide ferroelectric with the formula XO2 where X represents a transition metal. The ferroelectric film is a polycrystalline film having a plurality of crystal grains, wherein the crystal grains are oriented along a predetermined crystal axis, or the ferroelectric film is a monocrystalline film, wherein the ferroelectric film comprises additives promoting formation of the crystal structure of the monocrystalline film and/or wherein the memory cell comprises a crystallinity-promoting layer that is directly in contact with the ferroelectric film and promotes formation of the crystal structure of the monocrystalline film.Type: GrantFiled: December 11, 2017Date of Patent: December 22, 2020Assignee: NamLab gGmbhInventor: Stefan Müller
-
Patent number: 10868117Abstract: Structures, devices and methods are provided for forming nanowires on a substrate. A first protruding structure is formed on a substrate. The first protruding structure is placed in an electrolytic solution. Anodic oxidation is performed using the substrate as part of an anode electrode. One or more nanowires are formed in the protruding structure. The nanowires are surrounded by a first dielectric material formed during the anodic oxidation.Type: GrantFiled: December 16, 2019Date of Patent: December 15, 2020Assignees: Taiwan Semiconductor Manufacturing Company, Ltd., National Taiwan UniversityInventors: Jenn-Gwo Hwu, Wei-Cheng Tian, Po-Hao Tseng
-
Patent number: 10861816Abstract: Embodiments of the present disclosure include a method of forming an electronic assembly with a mesh bond layer. The method may include forming a mesh bond material comprising a first surface spaced apart from a second surface by a thickness of the mesh bond material and one or more openings extending from the first surface through the thickness of the mesh bond material to the second surface. The method may further include adjusting at least one of: the thickness of the mesh bond material, a geometry of the one or more openings, or a size of the one or more openings of the mesh bond material, where the adjusting modifies a Young's modulus of the mesh bond material, and bonding the first surface of the mesh bond material to a surface of a semiconductor device.Type: GrantFiled: October 18, 2018Date of Patent: December 8, 2020Assignee: TOYOTA MOTOR ENGINEERING & MANUFACTURING NORTH AMERICA, INC.Inventors: Shailesh N Joshi, Naoya Take
-
Patent number: 10861879Abstract: A display device is disclosed, which includes: a first substrate; a first transistor disposed on the first substrate and including a first gate electrode, a first drain electrode, a first source electrode, and a first oxide semiconductor layer, wherein the first oxide semiconductor layer is oppositely disposed on the first gate electrode, and the first drain electrode and the first source electrode are electrically connected to the first oxide semiconductor layer; and a second transistor disposed on the first substrate and including a second gate electrode, a second drain electrode, a second source electrode, and a silicon semiconductor layer, wherein the second gate electrode is oppositely disposed on the silicon semiconductor layer, the second drain electrode and the second source electrode are electrically connected to the silicon semiconductor layer, and the first gate electrode is electrically connected to one of the second drain electrode and the second source electrode.Type: GrantFiled: May 3, 2019Date of Patent: December 8, 2020Inventors: Chandra Lius, Nai-Fang Hsu
-
Patent number: 10847643Abstract: Provided is an enhancement mode HEMT device including a substrate, a channel layer, a barrier layer, a P-type semiconductor layer, a carrier providing layer, a gate electrode, a source electrode and a drain electrode. The channel layer is disposed on the substrate. The barrier layer is disposed on the channel layer. The P-type semiconductor layer is disposed on the barrier layer. The carrier providing layer is disposed on the sidewall of the P-type semiconductor layer and extends laterally away from the P-type semiconductor layer. The gate electrode is disposed on the P-type semiconductor layer. The source electrode and the drain electrode are disposed on the carrier providing layer and at two sides of the gate electrode. A method of forming an enhancement mode HEMT device is further provided.Type: GrantFiled: November 6, 2018Date of Patent: November 24, 2020Assignee: Nuvoton Technology CorporationInventors: Kuei-Yi Chu, Heng-Kuang Lin
-
Patent number: 10847642Abstract: Disclosed is a compound semiconductor device that includes an electron transit layer; an electron supply layer disposed above the electron transit layer, and including a first region and a second region, the second region having a composition higher in Al than the first region and covering the first region from at least a bottom part of the second region; a first electrode disposed above the first region; and a second electrode disposed above the second region.Type: GrantFiled: June 21, 2018Date of Patent: November 24, 2020Assignee: FUJITSU LIMITEDInventors: Tetsuro Ishiguro, Junji Kotani, Norikazu Nakamura
-
Patent number: 10840159Abstract: A semiconductor chip is disclosed that includes a chip pad disposed in a first region of a chip body, a redistribution wiring test pad disposed in the first region of the chip body spaced apart from the chip pad and connected to the chip pad through a redistribution wiring structure, and a redistribution wiring connection pad disposed in the first region of the chip body or a second region of the chip body and connected to the chip pad through the redistribution wiring structure.Type: GrantFiled: June 6, 2016Date of Patent: November 17, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Myeong-soon Park, Hyun-soo Chung, Chan-ho Lee
-
Patent number: 10840292Abstract: A semiconductor device may include a first sensor configured to sense light having a wavelength within a first wavelength range from incident light and generates a first electrical signal based on the sensed light and a second sensor configured to sense light having a wavelength within a second, different wavelength range from the incident light and generates a second electrical signal based on the sensed light. The first and second sensors may be electrically connected to each other via an intermediate connector, and the first sensor and the second sensor may share a pixel circuit that is electrically connected thereto via the intermediate connector. The first and second wavelength ranges may include infra-red and visible wavelength ranges, respectively. The first and second wavelength ranges may include different visible wavelength ranges.Type: GrantFiled: February 25, 2019Date of Patent: November 17, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Young Gu Jin, Doo Won Kwon