Patents Examined by Steven Rao
-
Patent number: 8604522Abstract: In one embodiment, a semiconductor device includes a well region of a second conductivity type, a control electrode, a first main electrode and a second main electrode. The well region has a source region and a drain region of a first conductivity type selectively formed in a surface of the well region. The control electrode is configured to control a current path between the source region connected to the first main electrode and the drain region connected to the second main electrode. With respect to a reference defined as a position of the well region at an identical depth to a portion of the source region or the drain region with maximum curvature, a peak of impurity concentration distribution of the second conductivity type is in a range of 0.15 micrometers on a side of the surface of the well region and on a side opposite to the surface.Type: GrantFiled: January 17, 2011Date of Patent: December 10, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Masataka Takebuchi, Kazuhiro Utsunomiya, Noriyasu Ikeda
-
Patent number: 8598571Abstract: A method of manufacturing a compound semiconductor device, includes: forming a compound semiconductor lamination structure over a substrate; forming a metal film over the compound semiconductor lamination structure; forming a source electrode and a drain electrode over the metal film; forming one of a metal oxide film and a metal nitride film by one of oxidizing and nitriding a part of the metal film; and forming a gate electrode over the metal oxide film or the metal nitride film.Type: GrantFiled: January 18, 2011Date of Patent: December 3, 2013Assignee: Fujitsu LimitedInventor: Toshihiro Ohki
-
Patent number: 8592283Abstract: A semiconductor device manufacturing method for manufacturing a semiconductor device having a transistor mounted in a wiring of a plural-layer structure includes in manufacturing the semiconductor device that is formed on a semiconductor element and includes a barrier insulating film, a porous interlayer insulating film, a wiring, a via plug formed by embedding a metal wiring material in a wiring trench, and a via hole formed in the porous interlayer insulating film, irradiating an electron beam or an ultraviolet ray onto at least a portion of the porous interlayer insulating film before forming an opening in the barrier insulating film.Type: GrantFiled: August 30, 2011Date of Patent: November 26, 2013Assignee: Renesas Electronics CorporationInventors: Fuminori Ito, Yoshihiro Hayashi, Tsuneo Takeuchi
-
Patent number: 8575723Abstract: A semiconductor chip having a current source coupled between a first potential and an electrical node, a detection circuit having an input coupled to the electrical node, and a first active component coupled in series with the current source and further coupled between the electrical node and a second potential, wherein the first active component is coupled to the electrical node via a first conductive interconnect.Type: GrantFiled: August 10, 2007Date of Patent: November 5, 2013Assignee: Infineon Technologies AGInventors: Andreas Tschmelitsch, Gerhard Zojer, Guenter Holl, Guenter Herzele
-
Patent number: 8575673Abstract: The electrically erasable programmable memory and its manufacturing method of the present invention forms above the floating gate the polysilicon spacer regions that are extended from the central part of the source region; the insulating part between the polysilicon spacer region and the floating gate has a smaller thickness to increase the capacitance between the floating gate and the polysilicon spacer region and further increasing the voltage coupled to the floating gate. Therefore, the present invention can effectively increase the coupling capacitance at the drain terminal, and has an advantage of low cost and easy production.Type: GrantFiled: October 13, 2008Date of Patent: November 5, 2013Assignee: Grace Semiconductor Manufacturing CorporationInventor: Yaoqi Dong
-
Patent number: 8568877Abstract: Disclosed are a variety of porous and non-porous wire-like structures of microscopic and nanoscopic scale. For instance, disclosed are structures that comprise a porous object that comprises: (i) a first region; and (ii) a second region adjacent to the first region along an axis of the object, where the first region has at least one porous property different from that of the second region. Also disclosed are structures that include: (i) a high resistivity silicon; and (ii) a cross-section that is substantially perpendicular to an axis of the object. Also disclosed are methods of making and using such structures.Type: GrantFiled: March 9, 2011Date of Patent: October 29, 2013Assignee: Board of Regents of the University of Texas SystemInventors: Mauro Ferrari, Xuewu Liu, Ciro Chiappini, Jean Raymond Fakhoury
-
Patent number: 8564049Abstract: This invention discloses a power device package for containing, protecting and providing electrical contacts for a power transistor. The power device package includes a top and bottom lead frames for directly no-bump attaching to the power transistor. The power transistor is attached to the bottom lead frame as a flip-chip with a source contact and a gate contact directly no-bumping attaching to the bottom lead frame. The power transistor has a bottom drain contact attaching to the top lead frame. The top lead frame further includes an extension for providing a bottom drain electrode substantially on a same side with the bottom lead frame. In a preferred embodiment, the power device package further includes a joint layer between device metal of source, gate or drain and top or bottom lead frame, through applying ultrasonic energy.Type: GrantFiled: March 31, 2008Date of Patent: October 22, 2013Assignee: Alpha & Omega Semiconductor IncorporatedInventors: Ming Sun, Kai Liu, Xiao Tian Zhang, Yueh Se Ho, Leeshawn Luo
-
Patent number: 8552475Abstract: One or more embodiments relate to a memory device, comprising: a memory element; and a FinFET select device including a fin, a gate line supported by the fin, and a contact element coupled between a surface of the fin and the memory element, the contact element being in direct contact with a top surface of the fin.Type: GrantFiled: November 16, 2011Date of Patent: October 8, 2013Assignee: Infineon Technologies AGInventors: Ronald Kakoschke, Klaus Schruefer
-
Patent number: 8552464Abstract: The present invention addresses the aims and issues of making multi layer microstructures including “metal-shell-oxide-core” structures and “oxide-shell-metal-core” structures, and mechanically constrained structures and the constraining structures using CMOS (complimentary metal-oxide-semiconductor transistors) materials and layers processed during the standard CMOS process and later released into constrained and constraining structures by etching away those CMOS materials used as sacrificial materials. The combinations of possible constrained structures and methods of fabrication are described.Type: GrantFiled: April 12, 2009Date of Patent: October 8, 2013Inventor: Long-Sheng Fan
-
Patent number: 8548003Abstract: Systems and methods for transporting data between two endpoints over an encoded channel are disclosed. Data transmission units (data units) from the source network are received at an encoding component logically located between the endpoints. These first data units are subdivided into second data units and are transmitted to the destination network over the transport network. Also transmitted are encoded or extra second data units that allow the original first data units to be recreated even if some of the second data units are lost. These encoded second data units may be merely copies of the second data units transmitted, parity second data units, or second data units which have been encoded using erasure correcting coding. At the receiving endpoint, the second data units are received and are used to recreate the original first data units.Type: GrantFiled: July 9, 2010Date of Patent: October 1, 2013Assignee: LiveQos Inc.Inventors: Matthew Robert Williams, Jonathan N. Cressman
-
Patent number: 8541786Abstract: The invention relates to semiconductor devices and methods of manufacturing. In certain embodiments, a semiconductor device can include: a) a contact pad with pre-shaped sidewalls; b) a semiconductor chip having a terminal that is electrically connected to the contact pad, and c) a protective compound covering the semiconductor chip and at least part of the sidewalls. The sidewall can be rough or the sidewall can be tapered to facilitate locking of the contact pad into the compound.Type: GrantFiled: June 20, 2011Date of Patent: September 24, 2013Assignee: NXP B.V.Inventors: Rene Wilhelmus Johannes Maria van den Boomen, Jan van Kempen
-
Patent number: 8537605Abstract: A nonvolatile semiconductor memory device (100) comprises a substrate (102) provided with a transistor (101); a first interlayer insulating layer (103) formed over the substrate to cover the transistor; a first contact plug (104) formed in the first interlayer insulating layer and electrically connected to either of a drain electrode (101a) or a source electrode (101b) of the transistor, and a second contact plug (105) formed in the first interlayer insulating layer and electrically connected to the other of the drain electrode or the source electrode of the transistor; a resistance variable layer (106) formed to cover a portion of the first contact plug; a first wire (107) formed on the resistance variable layer; and a second wire (108) formed to cover a portion of the second contact plug; an end surface of the resistance variable layer being coplanar with an end surface of the first wire.Type: GrantFiled: February 9, 2009Date of Patent: September 17, 2013Assignee: Panasonic CorporationInventors: Takumi Mikawa, Yoshio Kawashima, Koji Arita, Takeki Ninomiya
-
Patent number: 8530915Abstract: A light emitting die package is provided which includes a metal substrate having a first surface and a first conductive lead on the first surface. The first conductive lead is insulated from the substrate by an insulating film. The first conductive lead forms a mounting pad for mounting a light emitting device. The package includes a metal lead electrically connected to the first conductive lead and extending away from the first surface.Type: GrantFiled: February 7, 2011Date of Patent: September 10, 2013Assignee: Cree, Inc.Inventors: Peter Scott Andrews, Ban P. Loh
-
Patent number: 8531015Abstract: A semiconductor device has a conductive via in a first surface of a substrate. A first interconnect structure is formed over the first surface of the substrate. A first bump is formed over the first interconnect structure. The first bump is formed over or offset from the conductive via. An encapsulant is deposited over the first bump and first interconnect structure. A portion of the encapsulant is removed to expose the first bump. A portion of a second surface of the substrate is removed to expose the conductive via. The encapsulant provides structural support and eliminates the need for a separate carrier wafer when thinning the substrate. A second interconnect structure is formed over the second surface of the substrate. A second bump is formed over the first bump. A plurality of semiconductor devices can be stacked and electrically connected through the conductive via.Type: GrantFiled: March 26, 2009Date of Patent: September 10, 2013Assignee: STATS ChipPAC, Ltd.Inventors: Pandi C. Marimuthu, Shuangwu Huang, Nathapong Suthiwongsunthorn
-
Patent number: 8525262Abstract: The present invention disclosed a recessed gate transistor with buried fins. The recessed gate transistor with buried fins is disposed in an active region on a semiconductor substrate. Two isolation regions disposed in the semiconductor substrate, and sandwich the active region. A gate structure is disposed in the semiconductor substrate, wherein the gate structure includes: an upper part and a lower part. The upper part is disposed in the active region and a lower part having a front fin disposed in one of the two isolation regions, at least one middle fin disposed in the active region, and a last fin disposed in the other one of the two isolation regions, wherein the front fin are both elliptic cylindrical.Type: GrantFiled: April 7, 2011Date of Patent: September 3, 2013Assignee: Nanya Technology Corp.Inventors: Tieh-Chiang Wu, Yi-Nan Chen, Hsien-Wen Liu
-
Patent number: 8520354Abstract: In a lamination type semiconductor device, in the case where a power source plane is wrapped by a closed area to prevent the needless radiation from being leaked to the outside of the semiconductor package, a planar conductor for shield having an area intersecting with the respective layers is required. However, in a device for manufacturing the lamination type semiconductor device, a process for manufacturing the above-mentioned conductor cannot be realized ordinarily. In order to make the process possible, it is required to modify or replace a manufacturing apparatus of the semiconductor device, and accordingly a manufacturing cost will be considerably increased. In the present invention, a guard ring is arranged in an surrounding area of a power source plane. The guard ring is connected to a GND plane of another layer through a via. Consequently, the RF radiation occurs between the power source plane and the guard ring.Type: GrantFiled: August 13, 2012Date of Patent: August 27, 2013Assignee: Renesas Electronics CorporationInventor: Tadashi Shimizu
-
Patent number: 8513726Abstract: In an EEPROM consisting of a NAND cell in which a plurality of memory cells are connected in series, the control gate voltage Vread of the memory cell in a block selected by the data read operation is made different from the each of the voltages Vsg1, Vsg2 of the select gate of the select transistor in the selected block so as to make it possible to achieve a high speed reading without bringing about the breakdown of the insulating film interposed between the select gate and the channel of the select transistor. The high speed reading can also be made possible in the DINOR cell, the AND cell, NOR cell and the NAND cell having a single memory cell connected thereto, if the control gate voltage of the memory cell is made different from the voltage of the select gate of the select transistor.Type: GrantFiled: February 9, 2012Date of Patent: August 20, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Hiroshi Nakamura, Kenichi Imamiya
-
Patent number: 8513640Abstract: On the same semiconductor substrate 1, a memory cell array in which a plurality of memory elements R having a chalcogenide-material storage layer 22 storing a high-resistance state with a high electric resistance value and a low-resistance state with a low electric resistance value by a change of an atom arrangement are disposed in a matrix is formed in a memory cell region mmry, and a semiconductor integrated circuit is formed in a logic circuit region lgc. This chalcogenide-material storage layer 22 is made of a chalcogenide material containing at least either one of Ga or In of 10.5 atom % or larger to 40 atom % or smaller, Ge of 5 atom % or larger to 35 atom % or smaller, Sb of 5 atom % or larger to 25 atom % or smaller, and Te of 40 atom % or larger to 65 atom % or smaller.Type: GrantFiled: November 14, 2006Date of Patent: August 20, 2013Assignee: Renesas Electronics CorporationInventors: Takahiro Morikawa, Motoyasu Terao, Norikatsu Takaura, Kenzo Kurotsuchi
-
Patent number: 8507895Abstract: An organic light emitting device including graphene. The organic light emitting device includes a first electrode that is interposed between a transparent substrate and an organic layer emitting light, and includes graphene having a thickness of about 0.1 nanometer (nm) to about 10 nanometers (nm).Type: GrantFiled: August 13, 2010Date of Patent: August 13, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-young Choi, Won-mook Choi
-
Patent number: 8502357Abstract: A method of manufacture of an integrated circuit packaging system includes: forming a package lead having a retention structure around a perimeter of the package lead with a first concave surface, a ridge, and a second concave surface; forming a die attach paddle adjacent the package lead and having an another retention structure around a perimeter of the die attach paddle with an another first concave surface, an another ridge, and an another second concave surface; attaching an integrated circuit die to the die attach paddle; connecting a conductive connector to the integrated circuit die and the package lead; and applying an encapsulation over the integrated circuit die, the encapsulation conformed to the retention structure and exposing a portion of the package lead.Type: GrantFiled: August 13, 2010Date of Patent: August 6, 2013Assignee: Stats Chippac Ltd.Inventors: Zigmund Ramirez Camacho, Emmanuel Espiritu, Henry Descalzo Bathan