Patents Examined by Syed I Gheyas
-
Patent number: 11189680Abstract: A display device includes a substrate including a first pixel region, a second pixel region having an area smaller than that of the first pixel region, and a peripheral region surrounding the first pixel region and the second pixel region, a second pixel provided in the second pixel region, a second line connected to the second pixel, an extension line extended to the peripheral region, a dummy part located in the peripheral region to overlap with the extension line, a power line connected to the first and second pixel regions, and a connection line located in the peripheral region to be connected to the dummy part, the connection line being electrically connected to a portion of the second pixel region, wherein the second pixel region includes a first sub-pixel region connected to the connection line and a second sub-pixel region except the first sub-pixel region.Type: GrantFiled: March 11, 2019Date of Patent: November 30, 2021Assignee: Samsung Display Co., Ltd.Inventors: Keon Woo Kim, Ji Hyun Ka, Tae Hoon Kwon, Ho Kyoon Kwon, Min Ku Lee, Zail Lhee, Jin Tae Jeong, Seung Ji Cha, Byung Du Ahn, Jeong Ho Lee
-
Patent number: 11183587Abstract: Various embodiments of the present disclosure are directed towards a method for forming a bipolar junction transistor (BJT). A dielectric film is deposited over a substrate and comprises a lower dielectric layer, an upper dielectric layer, and an intermediate dielectric layer between the lower and upper dielectric layers. A first semiconductor layer is deposited over the dielectric film and is subsequently patterned to form an opening exposing the dielectric film. A first etch is performed into the upper dielectric layer through the opening to extend the opening to the intermediate dielectric layer. Further, the first etch stops on the intermediate dielectric layer and laterally undercuts the first semiconductor layer. Additional etches are performed to extend the opening to the substrate. A lower base structure and an emitter are formed stacked in and filling the opening, and the first semiconductor layer is patterned to form an upper base structure.Type: GrantFiled: July 9, 2020Date of Patent: November 23, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chun-Tsung Kuo, Jiech-Fun Lu
-
Patent number: 11177270Abstract: Embodiments of a three-dimensional (3D) memory device are provided. A method for forming a 3D memory device is disclosed. A dielectric stack including interleaved sacrificial layers and dielectric layers is formed over a substrate. Channel holes and contact holes are formed through the dielectric stack. The contact holes extend vertically into the substrate and are each surrounded by channel holes of nominally equal lateral distances to the respective contact hole in a plan view. A channel structure is formed in each of the channel holes. A memory stack having interleaved conductive layers and dielectric layers is formed by replacing, through the contact holes, the sacrificial layers in the dielectric stack with the conductive layers. A spacer is formed along a sidewall of each of the contact holes to cover the conductive layers of the memory stack. A contact is formed over the spacer in each of the contact holes. The contact is electrically connected to a common source of the channel structures.Type: GrantFiled: October 26, 2020Date of Patent: November 16, 2021Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Wenyu Hua, Fandong Liu, Zhiliang Xia
-
Patent number: 11177345Abstract: The present disclosure relates to semiconductor structures and, more particularly, to heterojunction bipolar transistors and methods of manufacture. The structure includes: a first semiconductor layer including a device region; a second semiconductor layer under the first semiconductor layer; a layer of conductive material between the first semiconductor layer and the second semiconductor layer; at least one contact extending to and contacting the layer of conductive material; and a device in the device region above the layer of conductive material.Type: GrantFiled: June 5, 2020Date of Patent: November 16, 2021Assignee: GLOBALFOUNDRIES U.S. INC.Inventors: Henry L. Aldridge, Jr., Anthony K. Stamper, Jeonghyun Hwang, Johnatan A. Kantarovsky
-
Patent number: 11177347Abstract: The present disclosure relates to semiconductor structures and, more particularly, to heterojunction bipolar transistors and methods of manufacture. The structure includes a collector region composed of semiconductor material; at least one marker layer over the collector region; a layer of doped semiconductor material which forms an extrinsic base and which is located above the at least one marker layer; a cavity formed in the layer of doped semiconductor material and extending at least to the at least one marker layer; an epitaxial intrinsic base layer of doped material located within the cavity; and an emitter material over the epitaxial intrinsic base layer and within an opening formed by sidewall spacer structures.Type: GrantFiled: March 26, 2020Date of Patent: November 16, 2021Assignee: GLOBALFOUNDRIES U.S. INC.Inventors: Judson R. Holt, Vibhor Jain, Qizhi Liu, John J. Pekarik
-
Patent number: 11177374Abstract: A heterojunction bipolar transistor includes an emitter layer on a base layer on a collector layer on an upper sub-collector layer over a bottom sub-collector layer, a first dielectric film over the bottom sub-collector layer, the base layer and the emitter layer, a base electrode on the first dielectric film, electrically connected to the base layer through at least one first via hole in the first dielectric film, a second dielectric film on the first dielectric film and the base electrode, and a conductive layer on the second dielectric film, with conductive layer electrically connected to base electrode through a second via hole disposed in the second dielectric film, first dielectric film between the base electrode and first sidewall of a stack including the base layer and the collector layer, and second via hole laterally separated from the base layer.Type: GrantFiled: August 11, 2020Date of Patent: November 16, 2021Assignee: WIN SEMICONDUCTORS CORP.Inventors: She-Hsin Hsiao, Rong-Hao Syu, Shu-Hsiao Tsai
-
Patent number: 11171210Abstract: The present disclosure relates to semiconductor structures and, more particularly, to a heterojunction bipolar transistor and methods of manufacture. The structure includes: a sub-collector region; a collector region above the sub-collector region; an intrinsic base region composed of intrinsic base material located above the collector region; an emitter located above and separated from the intrinsic base material; and a raised extrinsic base having a stepped configuration and separated from and self-aligned to the emitter.Type: GrantFiled: February 28, 2020Date of Patent: November 9, 2021Assignee: GLOBALPOUNDRIES U.S. INC.Inventors: John J. Pekarik, Vibhor Jain
-
Patent number: 11164962Abstract: A bipolar transistor includes an upper sub-collector layer, a collector layer, a base layer, an emitter layer, and a collector electrode. The collector layer is disposed on the upper sub-collector layer. The base layer is disposed on the collector layer. An emitter layer is disposed on the base layer. The collector electrode is disposed directly on a sidewall of the upper sub-collector layer.Type: GrantFiled: January 6, 2020Date of Patent: November 2, 2021Assignee: WIN SEMICONDUCTORS CORP.Inventors: Chien-Rong Yu, Shu-Hsiao Tsai, Jui-Pin Chiu
-
Patent number: 11158731Abstract: Disclosed herein are quantum dot devices, as well as related computing devices and methods. For example, in some embodiments, a quantum dot device may include a (111) silicon substrate, a (111) germanium quantum well layer above the substrate, and a plurality of gates above the quantum well layer. In some embodiments, a quantum dot device may include a silicon substrate, an insulating material above the silicon substrate, a quantum well layer above the insulating material, and a plurality of gates above the quantum well layer.Type: GrantFiled: September 28, 2017Date of Patent: October 26, 2021Assignee: Intel CorporationInventors: Ravi Pillarisetty, Van H. Le, Nicole K. Thomas, Hubert C. George, Jeanette Roberts, Payam Amin, Zachary R. Yoscovits, Roman Caudillo, James S. Clarke, Roza Kotlyar, Kanwaljit Singh
-
Patent number: 11152210Abstract: A semiconductor crystal substrate includes a crystal substrate that is formed of a material including GaSb or InAs, a first buffer layer that is formed on the crystal substrate and formed of a material including GaSb, the first buffer layer having n-type conductivity, and a second buffer layer that is formed on the first buffer layer and formed of a material including GaSb, the second buffer layer having p-type conductivity.Type: GrantFiled: December 15, 2020Date of Patent: October 19, 2021Assignee: FUJITSU LIMITEDInventors: Shigekazu Okumura, Shuichi Tomabechi, Ryo Suzuki
-
Patent number: 11152480Abstract: According to one embodiment, a semiconductor device includes a first electrode, a second electrode, a third electrode, a first conductive member, a first semiconductor layer, a second semiconductor layer, and an insulating member. The third electrode is between the first electrode and the second electrode. The first conductive member is electrically connected to the first electrode. The first conductive member is between the third electrode and the second electrode. The first semiconductor layer includes Alx1Ga1?x1N and includes first, second, third, fourth, and fifth partial regions. The second semiconductor layer includes Alx2Ga1?x2N and includes a first semiconductor region and a second semiconductor region. The insulating member includes first, second, third, fourth, and fifth insulating regions. The first insulating region is between the third partial region and the third electrode. The second insulating region is between the fifth partial region and the first conductive member.Type: GrantFiled: February 25, 2020Date of Patent: October 19, 2021Assignees: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventors: Aya Shindome, Masahiko Kuraguchi
-
Patent number: 11145725Abstract: The present disclosure relates to semiconductor structures and, more particularly, to a heterojunction bipolar transistor and methods of manufacture. The structure includes: a sub-collector region; a collector region in electrical connection to the sub-collector region; an emitter located adjacent to the collector region and comprising emitter material, recessed sidewalls on the emitter material and an extension region extending at an upper portion of the emitter material above the recessed sidewalls; and an extrinsic base separated from the emitter by the recessed sidewalls.Type: GrantFiled: March 18, 2020Date of Patent: October 12, 2021Assignee: GLOBALFOUNDRIES U.S. INC.Inventors: Qizhi Liu, Vibhor Jain, Judson R. Holt, Herbert Ho, Claude Ortolland, John J. Pekarik
-
Patent number: 11133384Abstract: A semiconductor transistor device includes an emitter region that includes a plurality of metal quantum wires and is connected to an emitter terminal, a base region that includes a plurality of metal quantum wires and is connected to a base terminal, a collector region comprising a plurality of metal quantum wires and is connected to a collector terminal, an emitter barrier region between the emitter region and the base region, and a collector barrier region between the collector region and the base region.Type: GrantFiled: April 19, 2020Date of Patent: September 28, 2021Inventor: Koucheng Wu
-
Patent number: 11127843Abstract: Structures for a heterojunction bipolar transistor and methods of forming a structure for a heterojunction bipolar transistor. A base layer is positioned in a cavity in a semiconductor layer, a first terminal is coupled to the base layer, and a second terminal is coupled to a portion of the semiconductor layer. The second terminal is laterally spaced from the first terminal, and the portion of the semiconductor layer is laterally positioned between the second terminal and the base layer.Type: GrantFiled: January 3, 2020Date of Patent: September 21, 2021Assignee: GLOBALFOUNDRIES U.S. INC.Inventors: Judson Holt, Alexander Derrickson, Ryan Sporer, George R. Mulfinger, Alexander Martin, Jagar Singh
-
Patent number: 11127829Abstract: A semiconductor device comprises at least one cell. The structure of each cell comprises: a N-type substrate; at least one first trench unit and at least one second trench unit provided on one side of the N-type substrate; at least one P-type semiconductor region provided on the other side of the N-type substrate, the P-type semiconductor region consisting an anode region; at least one N-type carrier barrier region; and at least one P-type electric field shielding region. The purpose of the present invention is to provide a semiconductor device which has a novel cell structure to provide: a large safe operating area; a short-circuit resistance; elimination of the effect of parasitic thyristors; a low gate-collector charge (QGC) to provide a maximum resistance to dv/dt; increase of conductivity modulation at the emitter side to provide a large current density and an extremely low on-voltage drop; a small turn-off loss; and a low process complexity.Type: GrantFiled: July 26, 2018Date of Patent: September 21, 2021Assignee: Nanjing Sinnopower Technology Co., Ltd.Inventor: Xinjiang Lyu
-
Patent number: 11127932Abstract: Methods for simultaneously forming two or more different colored material layers on a substrate. include performing surface energy patterning (SEP) to define a first, hydrophobic region and a second, hydrophilic region on the substrate, applying first and second materials on the second region, wherein the first material comprises a material having a first color, and wherein the second material comprises a material having a second color, and doctor blade coating the first and second materials simultaneously to form first and second material layers on the substrate. The methods are particularly useful for making multi-color light emitting and detecting components such as LEDs and OPDs.Type: GrantFiled: September 3, 2019Date of Patent: September 21, 2021Assignee: The Regents of the University of CaliforniaInventors: Ana Claudia Arias, Donggeon Han, Claire Meyer Lochner, Adrien Pierre
-
Patent number: 11127816Abstract: The present disclosure relates to semiconductor structures and, more particularly, to a heterojunction bipolar transistor having one or more sealed airgap and methods of manufacture. The structure includes: a subcollector region in a substrate; a collector region above the substrate; a sealed airgap formed at least partly in the collector region; a base region adjacent to the collector region; and an emitter region adjacent to the base region.Type: GrantFiled: February 14, 2020Date of Patent: September 21, 2021Assignee: GLOBALFOUNDRIES U.S. INC.Inventors: Siva P. Adusumilli, Rajendran Krishnasamy, Steven M. Shank, Vibhor Jain
-
Patent number: 11114530Abstract: Disclosed herein are quantum dot devices, as well as related computing devices and methods. For example, in some embodiments, a quantum dot device may include: a quantum well stack including a quantum well layer, wherein the quantum well layer includes an isotopically purified material; a gate dielectric above the quantum well stack; and a gate metal above the gate dielectric, wherein the gate dielectric is between the quantum well layer and the gate metal.Type: GrantFiled: December 17, 2017Date of Patent: September 7, 2021Assignee: Intel CorporationInventors: Nicole K. Thomas, James S. Clarke, Jessica M. Torres, Ravi Pillarisetty, Kanwaljit Singh, Payam Amin, Hubert C. George, Jeanette M. Roberts, Roman Caudillo, David J. Michalak, Zachary R. Yoscovits, Lester Lampert
-
Patent number: 11107891Abstract: Quantum dot devices, and related systems and methods, are disclosed herein. In some embodiments, a quantum dot device may include a quantum well stack; a plurality of first gates above the quantum well stack; and a plurality of second gates above the quantum well stack; wherein the plurality of first gates are arranged in electrically continuous first rows and the plurality of second gates are arranged in electrically continuous second rows parallel to the first rows. Quantum dot devices according to various embodiments of the present disclosure are based on arranging first and second gates in hexagonal/honeycomb arrays.Type: GrantFiled: December 23, 2017Date of Patent: August 31, 2021Assignee: Intel CorporationInventors: Ravi Pillarisetty, Hubert C. George, Nicole K. Thomas, Jeanette M. Roberts, Roman Caudillo, Zachary R. Yoscovits, Kanwaljit Singh, Roza Kotlyar, Patrick H. Keys, James S. Clarke
-
Patent number: 11107895Abstract: A semiconductor device includes a supporting substrate, a first GaN layer of a first conductivity type provided on the side of a first main surface of the supporting substrate, a second GaN layer of the first conductivity type provided on the first GaN layer, an AlxGa1?xN layer provided on the second GaN layer, a third GaN layer of a second conductivity type provided on the AlxGa1?xN layer, a fourth GaN layer of the first conductivity type provided on the third GaN layer, an insulating film covering a top of the fourth GaN layer, a trench gate reaching the inside of the second GaN layer, a gate electrode, a first main electrode connected to the third GaN layer, and a second main electrode, and the donor concentration of the third GaN layer is lower than that of the fourth GaN layer.Type: GrantFiled: February 23, 2018Date of Patent: August 31, 2021Assignee: MITSUBISHI ELECTRIC CORPORATIONInventors: Tetsuro Hayashida, Takuma Nanjo, Tatsuro Watahiki