Patents Examined by Tan V. Mai
-
Patent number: 11886942Abstract: Techniques for computing matrix operations for arbitrarily large matrices on a finite-sized hybrid analog-digital matrix processor are described. Techniques for gain adjustment in a finite-sized hybrid analog-digital matrix processor are described which enable the system to obtain higher energy efficiencies, greater physical density and improved numerical accuracy. In some embodiments, these techniques enable maximization of the predictive accuracy of a GEMM-based convolutional neural network using low-precision data representations.Type: GrantFiled: December 8, 2021Date of Patent: January 30, 2024Assignee: Lightmatter, Inc.Inventors: Tyler J. Kenney, Martin B. Z. Forsythe, Tomo Lazovich, Darius Bunandar
-
Patent number: 11880426Abstract: Techniques for data manipulation using integer matrix multiplication using pipelining are disclosed. A first integer matrix with dimensions m×k and a second integer matrix with dimensions k×n are obtained for matrix multiplication within a processor. The first and second integer matrices employ a two's complement variable radix point data representation. The first and second integer matrices are distilled into (j×j) submatrices. A first variable radix point format and an initial value for an accumulator register are configured dynamically. A first variable radix point format is configured dynamically for the first integer matrix and a second variable radix point format is configured dynamically for the second integer matrix. Multiply-accumulate operations are executed in a pipelined fashion on the (j×j) submatrices of the first integer matrix and the second integer matrix, where a third variable radix point format is configured for the result.Type: GrantFiled: July 31, 2022Date of Patent: January 23, 2024Inventor: David John Simpson
-
Patent number: 11874895Abstract: Methods and apparatus for job scheduling in a programmable mixed-radix DFT/IDFT processor. In an exemplary embodiment, a method includes receiving a plurality of discrete Fourier transform (DFT) jobs. Each job identifies a computation of a DFT of a particular point size. The method also includes bundling selected jobs having a selected point size into a mega-job, and identifying a radix factorization for the selected point size. The radix factorization includes one or more stages and each stage identifies a radix computation to be performed. The method also includes computing, for each stage, the identified radix computations for the selected jobs in the mega-job. The radix computations for each stage are performed for the selected jobs before performing radix computations for a subsequent stage. The method also includes outputting DFT results for the selected jobs in the mega-job.Type: GrantFiled: December 9, 2020Date of Patent: January 16, 2024Assignee: Marvell Asia Pte, LtdInventors: Yuanbin Guo, Hong Jik Kim
-
Patent number: 11874896Abstract: Methods and apparatus for job scheduling in a programmable mixed-radix DFT/IDFT processor. In an exemplary embodiment, a method includes receiving a plurality of discrete Fourier transform (DFT) jobs. Each job identifies a computation of a DFT of a particular point size. The method also includes bundling selected jobs having a selected point size into a mega-job, and identifying a radix factorization for the selected point size. The radix factorization includes one or more stages and each stage identifies a radix computation to be performed. The method also includes computing, for each stage, the identified radix computations for the selected jobs in the mega-job. The radix computations for each stage are performed for the selected jobs before performing radix computations for a subsequent stage. The method also includes outputting DFT results for the selected jobs in the mega-job.Type: GrantFiled: December 11, 2020Date of Patent: January 16, 2024Assignee: Marvell Asia Pte, LtdInventors: Yuanbin Guo, Hong Jik Kim
-
Patent number: 11874898Abstract: Provided is a streaming-based artificial intelligence convolution processing method, applied to a processing module. The method includes: adding invalid data to a starting point of a first to-be-processed data matrix stored in a first streaming lake to form a second to-be-processed data matrix, where a number of columns of the second to-be-processed data matrix is an integral multiple of a degree of parallelism of data transmission; using a data transmission module to take out the second to-be-processed data matrix from the first streaming lake in a preset manner for a convolution operation. Also provided are a streaming-based artificial intelligence convolution processing apparatus, a readable storage medium and a terminal.Type: GrantFiled: July 15, 2020Date of Patent: January 16, 2024Assignee: Shenzhen Corerain Technologies Co., Ltd.Inventor: Mengqiu Xiao
-
Patent number: 11875134Abstract: An information processing device is provided with a data receiving unit having a function of receiving first algorithm data that is data stating a first algorithm from a first information processing device, a computation execution unit having a function of executing computations based on the first algorithm stated in the first algorithm data received by the data receiving unit and using data stored in a first storage unit in the computations on a basis of the first algorithm data and the data stored in the first storage unit, and a data transmitting unit having a function of transmitting second algorithm data that is data stating a second algorithm according to the first algorithm to a second information processing device.Type: GrantFiled: January 15, 2019Date of Patent: January 16, 2024Assignee: TRIART, INC.Inventors: Kentaro Imazu, Akihiro Miyamoto, Yusuke Nomura
-
Patent number: 11861324Abstract: Provided is a method for normalizing embeddings for cross-embedding alignment. The method may include applying mean centering to the at least one embedding set, applying spectral normalization to the at least one embedding set, and/or applying length normalization to the at least one embedding set. Spectral normalization may include decomposing the at least one embedding set, determining an average singular value of the at least one embedding set, determining a respective substitute singular value for each respective singular value of a diagonal matrix, and/or replacing the at least one embedding set with a product of the at least one embedding set, a right singular vector, and an inverse of the substitute diagonal matrix. The mean centering, spectral normalization, and/or length normalization may be iteratively repeated for a configurable number of iterations. A system and computer program product are also disclosed.Type: GrantFiled: May 25, 2022Date of Patent: January 2, 2024Assignee: Visa International Service AssociationInventors: Yan Zheng, Michael Yeh, Junpeng Wang, Wei Zhang, Liang Wang, Hao Yang, Prince Osei Aboagye
-
Patent number: 11860970Abstract: A method for performing a matrix multiplication operation is provided. The method includes: obtaining a matrix B1, a matrix A2, and an index matrix, wherein the index matrix comprises indexes, in a matrix A1, of elements in the matrix A2; generating m matrices B2 based on the index matrix and the matrix B1, wherein the m matrices B2 are all matrices with t rows and n columns, and each row of each matrix B2 is a row indicated in the matrix B1 by a corresponding element in the index matrix; and generating a matrix C based on the matrix A2 and the m matrices B2, wherein the matrix C is a product of the matrix A1 and the matrix B1.Type: GrantFiled: June 15, 2022Date of Patent: January 2, 2024Assignee: HUAWEI TECHNOLOGIES CO., LTD.Inventors: Leijun He, Bin Xu, Kaixing Wang
-
Patent number: 11860666Abstract: Systems and methods for performing matrix operations using a photonic processor are provided. The photonic processor includes encoders configured to encode a numerical value into an optical signal and optical multiplication devices configured to output an electrical signal proportional to a product of one or more encoded values. The optical multiplication devices include a first input waveguide, a second input waveguide, a coupler circuit coupled to the first input waveguide and the second input waveguide, a first detector and a second detector coupled to the coupler circuit, and a circuit coupled to the first detector and second detector and configured to output a current that is proportional to a product of a first input value and a second input value.Type: GrantFiled: November 1, 2019Date of Patent: January 2, 2024Assignee: Lightmatter, Inc.Inventors: Darius Bunandar, Nicholas C. Harris, Tyler J. Kenney
-
Patent number: 11853385Abstract: Methods and apparatus for performing diversity matrix operations within a memory fabric. Various embodiments of the present disclosure are directed to converting a memory array into a matrix fabric for spatial diversity-related matrix transformations and performing matrix operations therein. Exemplary embodiments described herein perform MIMO-related matrix transformations (e.g., precoding, beamforming, or data recovery matrix operations) within a memory device that includes a matrix fabric and matrix multiplication unit (MMU). In one variant, the matrix fabric uses a “crossbar” construction of resistive elements. Each resistive element stores a level of impedance that represents the corresponding matrix coefficient value. The crossbar connectivity can be driven with an electrical signal representing the input vector as an analog voltage. The resulting signals can be converted from analog voltages to a digital values by an MMU to yield a matrix-vector product.Type: GrantFiled: December 5, 2019Date of Patent: December 26, 2023Assignee: Micron Technology, Inc.Inventor: Fa-Long Luo
-
Patent number: 11853387Abstract: A data sparse projection method, includes: randomly initializing a high-dimensional sparse two-dimensional matrix (S1); fixing the high-dimensional sparse two-dimensional matrix, and calculating an optimal output variable by using the high-dimensional sparse two-dimensional matrix (S2); fixing the optimal output variable, and calculating an optimal high-dimensional sparse two-dimensional matrix by using the optimal output variable (S3); and cyclically fixing the high-dimensional sparse two-dimensional matrix and the output variable until the optimal output variable is no longer increased when the high-dimensional sparse two-dimensional matrix is fixed (S4).Type: GrantFiled: April 12, 2023Date of Patent: December 26, 2023Assignee: THE CHINESE UNIVERSITY OF HONG KONG, SHENZHENInventors: Chonglin Gu, Changyi Ma, Wenye Li, Shuguang Cui
-
Patent number: 11853386Abstract: The invention relates to a method for rapidly calculating a three-dimensional polarimetric dimension, including: determining that an incident light field is a coherence matrix of a partially coherent Schell-model beam, and decomposing the coherence matrix into a form of multiplying an incident electric field by a coherence structure matrix of the incident light field; obtaining an electric field near a focal field after the incident electric field passes through a tight focusing system according to the vector diffraction theory, and describing a second-order correlation characteristic of a partially coherent vector beam near a tightly focused field by using a coherence matrix; obtaining a tightly focused polarization matrix based on the tightly focused coherence matrix; and rotating the tightly focused polarization matrix into an intrinsic coordinate frame of the tightly focused polarization matrix, and calculating a three-dimensional polarimetric dimension of the partially coherent Schell-model beam in the tType: GrantFiled: February 11, 2022Date of Patent: December 26, 2023Assignee: SOOCHOW UNIVERSITYInventors: Yahong Chen, Chencheng Yan, Fei Wang, Yangjian Cai
-
Patent number: 11847556Abstract: Numerous examples of a precision programming apparatus are disclosed for precisely and quickly depositing the correct amount of charge on the floating gate of a non-volatile memory cell within a vector-by-matrix multiplication (VMM) array in an artificial neural network. In one example, a neuron output circuit for providing a current to program as a weight value in a selected memory cell in a vector-by-matrix multiplication array is disclosed, the neuron output circuit comprising a first adjustable current source to generate a scaled current in response to a neuron current to implement a positive weight, and a second adjustable current source to generate a scaled current in response to a neuron current to implement a negative weight.Type: GrantFiled: July 27, 2022Date of Patent: December 19, 2023Assignee: SILICON STORAGE TECHNOLOGY, INC.Inventors: Hieu Van Tran, Steven Lemke, Vipin Tiwari, Nhan Do, Mark Reiten
-
Patent number: 11847429Abstract: Adder circuits and associated methods for processing a set of at least three floating-point numbers to be added together include identifying, from among the at least three numbers, at least two numbers that have the same sign—that is, at least two numbers that are both positive or both negative. The identified at least two numbers are added together using one or more same-sign floating-point adders. A same-sign floating-point adder comprises circuitry configured to add together floating-point numbers having the same sign and does not include circuitry configured to add together numbers having different signs.Type: GrantFiled: January 31, 2022Date of Patent: December 19, 2023Assignee: Imagination Technologies LimitedInventors: Sam Elliott, Jonas Olof Gunnar Kallen, Casper Van Benthem
-
Patent number: 11842167Abstract: Methods and apparatuses enable a general-purpose low power analog vector-matrix multiplier. A switched capacitor matrix multiplier may comprise a plurality of successive approximate registers (SAR) operating in parallel, each SAR having a SAR digital output; and a plurality of Analog Multiply-and-Accumulate (MAC) units for multiplying and accumulating and scaling bit-wise products of a digital weight matrix with a digital input vector, wherein each MAC unit is connected in series to a SAR of the plurality of SARs.Type: GrantFiled: November 25, 2020Date of Patent: December 12, 2023Assignee: Areanna Inc.Inventor: Behdad Youssefi
-
Patent number: 11836490Abstract: Apparatuses, systems, and techniques to optimize memory usage when performing matrix operations. In at least one embodiment, a matrix is optimized to limit memory and storage requirements while minimizing loss of precision for a sum of the members of the matrix.Type: GrantFiled: November 14, 2019Date of Patent: December 5, 2023Assignee: Nvidia CorporationInventors: Michael Stevens, Amit Purwar, Sean Pieper, Eric Dujardin
-
Patent number: 11835007Abstract: A method for controlling a motor-vehicle electronic control unit with a view to acquiring the measurement of a physical quantity using a digital sensor connected to the electronic control unit, in which method the sensor sends measurement digital data with a send period and the electronic control unit processes these measurement data with a processing period, the send period being shorter than the processing period. At the end of each processing period, the average value of the measured physical quantity is determined over an interval of N preceding processing periods.Type: GrantFiled: June 19, 2019Date of Patent: December 5, 2023Assignee: VITESCO TECHNOLOGIES GMBHInventors: Lucian Vatamanu, Jérôme Dileon
-
Patent number: 11823303Abstract: A data processing method and apparatus are disclosed. In various embodiments, R groups of proposal region sequences are obtained. Each group of proposal region sequence includes a plurality of proposal regions. In those embodiments, a VRPAC instruction is invoked to calculate an area of each proposal region in each group of proposal region sequence. For a jth group of proposal region sequence in the R groups of proposal region sequences, a VIOU instruction and a VAADD instruction are invoked to determine j suppression matrices of the jth group of proposal region sequence and determine a suppression vector of the jth group of proposal region sequence based on the j suppression matrices. In those embodiments, an unsuppressed proposal region is determined based on a suppression vector of each group of proposal region sequence.Type: GrantFiled: July 19, 2020Date of Patent: November 21, 2023Assignee: HUAWEI TECHNOLOGIES CO., LTD.Inventors: Luping Cui, Jiajin Tu, Hu Liu, Honghui Yuan, Heng Liao, Hou Fun Lam, Bing Li
-
Patent number: 11816481Abstract: A method, computer readable medium, and processor are disclosed for performing matrix multiply and accumulate (MMA) operations. The processor includes a datapath configured to execute the MMA operation to generate a plurality of elements of a result matrix at an output of the datapath. Each element of the result matrix is generated by calculating at least one dot product of corresponding pairs of vectors associated with matrix operands specified in an instruction for the MMA operation. A dot product operation includes the steps of: generating a plurality of partial products by multiplying each element of a first vector with a corresponding element of a second vector; aligning the plurality of partial products based on the exponents associated with each element of the first vector and each element of the second vector; and accumulating the plurality of aligned partial products into a result queue utilizing at least one adder.Type: GrantFiled: August 18, 2022Date of Patent: November 14, 2023Assignee: NVIDIA CorporationInventors: Brent Ralph Boswell, Ming Y. Siu, Jack H. Choquette, Jonah M. Alben, Stuart Oberman
-
Patent number: 11816482Abstract: A method, computer readable medium, and processor are disclosed for performing matrix multiply and accumulate (MMA) operations. The processor includes a datapath configured to execute the MMA operation to generate a plurality of elements of a result matrix at an output of the datapath. Each element of the result matrix is generated by calculating at least one dot product of corresponding pairs of vectors associated with matrix operands specified in an instruction for the MMA operation. A dot product operation includes the steps of: generating a plurality of partial products by multiplying each element of a first vector with a corresponding element of a second vector; aligning the plurality of partial products based on the exponents associated with each element of the first vector and each element of the second vector; and accumulating the plurality of aligned partial products into a result queue utilizing at least one adder.Type: GrantFiled: August 18, 2022Date of Patent: November 14, 2023Assignee: NVIDIA CorporationInventors: Brent Ralph Boswell, Ming Y. Siu, Jack H. Choquette, Jonah M. Alben, Stuart Oberman