Patents Examined by Terry D. Cunningham
-
Patent number: 6803811Abstract: A hybrid circuit has a transfer function having three zeros and four poles that are realized using only two fully-differential amplifiers in combination with a small plurality of resistors and capacitors, making the hybrid suitable for use with a communication medium comprising capacitively coupled non-ideal transformers and transmission lines while providing remarkably good hybrid rejection without the use of inductors.Type: GrantFiled: October 26, 2002Date of Patent: October 12, 2004Assignee: Texas Instruments IncorporatedInventor: Richard K. Hester
-
Patent number: 6803801Abstract: A level shifter circuit configured for use between a core of a chip and input/output transistor of the chip in order to shield low voltage devices residing on the core. The level shifter circuit includes voltage tolerant native devices which have VDDCORE on their gates, and each voltage tolerant native device is cascoded with a low voltage transistor on the core.Type: GrantFiled: November 7, 2002Date of Patent: October 12, 2004Assignee: LSI Logic CorporationInventors: Todd Randazzo, Scott Savage, Edson Porter, Matthew Russell, Kenneth Szajda, Hoang Nguyen
-
Patent number: 6801075Abstract: A base current compensation circuit is configured for injecting base current to the base of a transistor device to compensate for the lost current demanded by a transistor base. The base current compensation circuit is configured to inject current into the base of the transistor without the headroom requirements, as well as being less complex than other approaches. An exemplary base current compensation circuit comprises a sampling circuit and a current mirror feedback circuit configured for providing multiples of the base current demanded by the transistor device.Type: GrantFiled: October 2, 2002Date of Patent: October 5, 2004Assignee: Texas Instruments IncorporatedInventors: David A. Gammie, Jeffery B. Parfenchuck, Jerry L. Doorenbos
-
Patent number: 6801060Abstract: In order to avoid any malfunction for a temporary change in power supply voltage and suppress decrease in internal power supply voltage when transition is effected from the stand-by mode to the active mode, the disclosed semiconductor integrated circuit is provided with a detecting circuit which prevents malfunction in a temporary change in the power supply voltage from occurring by changing a detection level according to when the power supply voltage is increased or decreased. Further, a decrease in the internal power supply voltage immediately after the transition from the stand-by mode to the active mode is suppressed by employing a PMOS down converter in the stand-by mode and an NMOS down converter in the active mode, and setting an internal power supply voltage of the PMOS down converter in the stand-by mode higher than in the active mode.Type: GrantFiled: May 23, 2003Date of Patent: October 5, 2004Assignee: Kabushiki Kaisha ToshibaInventors: Tamio Ikehashi, Yoshihisa Sugiura, Kenichi Imamiya, Ken Takeuchi, Yoshihisa Iwata
-
Patent number: 6801072Abstract: The present invention relates a circuit for generating a digital output signal (56) locked to a phase of an input signal (24), comprising a plurality of delay cells (42), a first register (31) containing a first value, a phase detector (26) and a control logic (25), which is characterized by comprising a plurality of flip-flop devices (37, . . . , 38), wherein storing said first value, a second register (30) containing a second value, a plurality of adder nodes (33) adapted to sum in each of said delay cells (42) said second value with the content of said selected flip-flop device (37, . . . , 38), being said delay cells (42) adapted to provide said digital output signal (56), said phase detector (26), receiving said input signal (24) and said digital output signal (56), adapted to detect the phase difference (27) between said input signal and said digital output signal (56), said control logic (25) adapted to control said first and second value in function of said phase difference (27). (FIG.Type: GrantFiled: June 27, 2002Date of Patent: October 5, 2004Assignee: STMicroelectronics s.r.l.Inventors: Jesus Guinea, Luciano Tomasini
-
Patent number: 6801078Abstract: A voltage multiplier circuit in particular for programmable memories is supplied by a low voltage. This circuit includes an oscillator which generates a clock signal and a charge pump circuit controlled by the clock signal. The charge pump boosts a DC supply voltage to a high voltage which is looped back to a voltage feedback regulator. A multiplexer which is placed between the oscillator and the charge pump, receives a gating signal from the regulator which depends on the comparison of the high output voltage to a determined regulation voltage.Type: GrantFiled: February 13, 2004Date of Patent: October 5, 2004Assignee: EM Microelectronic - Marin SAInventor: Dean Allum
-
Patent number: 6798269Abstract: A bootstrap circuit in DC/DC static converters is provided that includes a power transistor having a first non drivable terminal coupled with a first input voltage and driving means connected with a drivable terminal of the power transistor and adapted for determining the on time and the off time of the power transistor for each prefixed switching time period. The bootstrap circuit includes a capacitor coupled respectively with the second non drivable terminal of the power transistor and with a second input voltage and an input of the driving means so that the voltage between its terminals is substantially equal to the voltage between the second non drivable terminal and the drivable terminal during the off time of the power transistor. The bootstrap circuit includes an overcharge circuit arranged between the second non drivable terminal and ground; the overcharge circuit is able to allow overcharging the capacitor during the off time of the power transistor and for a time period lower than the off time.Type: GrantFiled: January 6, 2003Date of Patent: September 28, 2004Assignee: STMicroelectronics S.r.l.Inventors: Ugo Moriconi, Claudio Adragna
-
Patent number: 6798276Abstract: A power supply circuit includes a first NMOS-type current mirror circuit which compares a first potential with a second potential, a second NMOS-type current mirror circuit which compares the first potential with a third potential, and a potential setting circuit which adjusts the first potential in response to outputs of the first and second NMOS-type current mirror circuits, such that the first potential falls between the second potential and the third potential.Type: GrantFiled: August 14, 2002Date of Patent: September 28, 2004Assignee: Fujitsu LimitedInventors: Katsuhiro Mori, Shinya Fujioka, Jun Ohno
-
Patent number: 6798275Abstract: Flash memory array systems and methods are disclosed for producing a regulated boosted word line voltage for read operations. The system comprises a multi-stage voltage boost circuit operable to receive a supply voltage and one or more output signals from a supply voltage detection circuit to generate the boosted word line voltage having a value greater than the supply voltage. The voltage boost circuit comprises a precharge circuit and a plurality of boost cells connected to a common node of the boosted word line, and a timing control circuit. The stages of the plurality of boost cells are coupled in series for charge sharing between the stages, and couple a predetermined number of boost cells to the boosted word line common node to provide an intermediate voltage to the boosted word line during the pre-boost timing, thereby anticipating a final boosted word line voltage provided during the boost timing.Type: GrantFiled: April 3, 2003Date of Patent: September 28, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Binh Quang Le, Cathy Thuvan Ly, Lee Cleveland, Pau-Ling Chen
-
Patent number: 6794926Abstract: A charge pump power supply includes two or more modes of operation. An input protection circuit is connected between an input of the power supply and a voltage source. The input protection circuit regulates the voltage at the input of the power supply, limits current at the input when switching from a weaker mode to a stronger mode, and prevents current reversal when switching from a stronger mode to a weaker mode. In some modes, the power supply continuously provides current to the load, obviating the need for an output capacitor.Type: GrantFiled: December 5, 2002Date of Patent: September 21, 2004Assignee: Semtech CorporationInventors: William E. Rader, David P. Keesor
-
Patent number: 6791399Abstract: A discrete-time analog filter, where a filter tap of the filter comprises a voltage-to-current converter, an active current mirror, and a current multiplier to provide a current signal indicative of a weighted sampled voltage signal. The current signals from the filter taps are summed by one or more active cascode differential latches to provide an output logic signal indicative of the filtered output. The discrete-time analog filter finds applications in channel equalization, and is suitable for high data rates and low voltage applications. The voltage and current signals may be differential. The voltage-to-current converter may include a common-mode high-pass filter to reject common-mode voltage variations.Type: GrantFiled: October 9, 2002Date of Patent: September 14, 2004Assignee: Intel CorporationInventors: James E. Jaussi, Stephen R. Mooney
-
Patent number: 6791400Abstract: A frequency-tuning loop of the invention used in the Transconductor-Capacitor filter is composed of: a first switching device and a second switching device, both having two signal-inputting ends and two signal-outputting ends for switching the output of two signals alternately from two signal-outputting ends according to a fixed clock signal. A transconductor's inputting ends linking to the two signal-outputting ends of said first switching device. One end of a first switch linking to the positive outputting end of the transconductor and the other end linking to the first capacitor and a signal-inputting end of the second switching device. One end of a second switch linking to the negative outputting end of the transconductor and the other end linking to the second capacitor and another signal-inputting end of the second switching device; and a integrated circuit composed of an integrator, a third capacitor, and a fourth capacitor.Type: GrantFiled: December 20, 2002Date of Patent: September 14, 2004Assignee: Industrial Technology Research InstituteInventor: Chih-Hong Lou
-
Patent number: 6791395Abstract: The present invention relates to a boost circuit. A precharge voltage of a positive voltage applied to a capacitor is constantly applied regardless of the power supply voltage, so that the pumping voltage is constantly and stably generated. The operating characteristic and reliability of the circuit can be improved.Type: GrantFiled: December 12, 2002Date of Patent: September 14, 2004Assignee: Hynix Semiconductor IncInventor: Yong Hwan Kim
-
Patent number: 6791396Abstract: A circuit including a reference element adapted to provide a reference current and having a control terminal and a first terminal, there being a voltage (Vct) between the control terminal and the first terminal of the reference element, and a plurality of series-connected stack elements, each the stack element including a first terminal connected to a first voltage, and a control tern connected to a second terminal, the stack elements being adapted to receive at least one of the reference current and a multiple of the reference current, the stack elements and the reference element being matched such that a voltage between the control terminal and the first terminal of at least one of the stack elements is generally the same as Vct.Type: GrantFiled: October 24, 2001Date of Patent: September 14, 2004Assignee: Saifun Semiconductors Ltd.Inventors: Joseph S. Shor, Eduardo Maayan
-
Patent number: 6791401Abstract: A Gm-C filter includes a filter passing an intended signal SI# in an input signal SI, and a control signal producing portion detecting a peak voltage value of an output signal of a filter to be controlled and a peak voltage value of the intended signal SI#, and making a comparison between them to produce a gain control signal CS for controlling a gain, and corrects a gain loss in the filter by applying the gain control signal CS to the filter.Type: GrantFiled: October 8, 2002Date of Patent: September 14, 2004Assignee: Renesas Technology Corp.Inventor: Toshitsugu Miwa
-
Patent number: 6791397Abstract: A constant current circuit delivering a constant current to a load connected between first and second output terminals comprises, a reference current generator configured to generate a reference current, a current mirror circuit configured to amplify the reference current, an output transistor configured to deliver the constant current based on an output of the current mirror circuit, a signal source configured to deliver a pulse control signal, an auxiliary switching circuit having a switch terminal configured to deliver a switch signal in response to the pulse control signal, and a discharge terminal configured to deliver a discharge signal to the current mirror circuit when the switch signal is stopped; and a switch circuit configured to turn off the output transistor with receiving the switch signal.Type: GrantFiled: September 25, 2002Date of Patent: September 14, 2004Assignee: Kabushiki Kaisha ToshibaInventor: Masahiro Shimozono
-
Patent number: 6788129Abstract: An integrated circuit has a programmable element with an electrical interconnect resistance that can be varied by programming. An evaluation circuit for the evaluation of the electrical interconnect resistance is connected to the programmable element. The electrical interconnect resistance of the programmable element is read out and evaluated by the evaluation circuit. With a trimming circuit, connected to the evaluation circuit, an operating point of the evaluation circuit is adjusted in dependence on the electrical interconnect resistance that has been read out by the evaluation circuit. In this way, a state of the programmable element can be read out and evaluated largely independently of technological fluctuations.Type: GrantFiled: November 20, 2002Date of Patent: September 7, 2004Assignee: Infineon Technologies AGInventors: Jörg Peter, Jürgen Lindolf, Florian Schamberger, Helmut Schneider
-
Patent number: 6788130Abstract: A high voltage integrated circuit operable in a system having a low voltage reference, a high voltage reference, and a ground, for providing an output voltage higher than the high voltage reference. The integrated circuit includes a high voltage ground reference circuit, operable to provide a high voltage ground reference node. Also included is an oscillator, operable to provide a clock signal, the oscillator being connected to the high voltage reference and to the high voltage ground reference node. An isolated charge pump circuit is provided, operable to generate the output voltage and isolated in the integrated circuit from other circuitry.Type: GrantFiled: September 25, 2002Date of Patent: September 7, 2004Assignee: Texas Instruments IncorporatedInventors: Timothy P. Pauletti, David Baldwin, John H. Carpenter, Jr.
-
Patent number: 6788134Abstract: A current generator circuit and method capable of operating with a power supply voltage of less than two VT utilizing a reference transistor and a buffer transistor, each transistor having a source, a drain, and a gate, the drain of the reference transistor coupled to the source of the buffer transistor, the drain of the buffer transistor adapted to be coupled to a power supply, a bias circuit coupled to the drain of the reference transistor and the source of the buffer transistor, and an amplifier coupled to the bias circuit to provide a feedback voltage substantially independent of the voltage of the power supply and sufficient to maintain the reference transistor in constant bias.Type: GrantFiled: December 20, 2002Date of Patent: September 7, 2004Assignee: Freescale Semiconductor, Inc.Inventor: Radu M. Secareanu
-
Patent number: 6784754Abstract: Techniques are provided for compensating for variations in capacitance of capacitors used in resonant circuits, particularly varactors used in voltage-controlled oscillators. Indications of actual varactor capacitances are used to determine which of several inductances to use in the resonant circuit with the varactor. The inductances may be composed of a bondwire inductance, and may also be composed of one or more coil inductors. Based on the determined capacitance indication, a bondwire is connected from a common bondpad to a selected bondpad to complete the resonant tank circuit such that an LC product of the tank circuit is within a desired or acceptable LC product range.Type: GrantFiled: June 24, 2002Date of Patent: August 31, 2004Assignee: Skyworks,Solutions, Inc.Inventor: Jackie K. Cheng