Patents Examined by Tu-Tu Ho
  • Patent number: 9607900
    Abstract: Techniques for forming closely packed hybrid nanowires are provided. In one aspect, a method for forming hybrid nanowires includes: forming alternating layers of a first and a second material in a stack on a substrate; forming a first trench(es) and a second trench(es) in the stack; laterally etching the layer of the second material selectively within the first trench(es) to form first cavities in the layer; growing a first epitaxial material within the first trench(es) filling the first cavities; laterally etching the layer of the second material selectively within the second trench(es) to form second cavities in the layer; growing a second epitaxial material within the second trench(es) filling the second cavities, wherein the first epitaxial material in the first cavities and the second epitaxial material in the second cavities are the hybrid nanowires. A nanowire FET device and method for formation thereof are also provided.
    Type: Grant
    Filed: September 10, 2015
    Date of Patent: March 28, 2017
    Assignee: International Business Machines Corporation
    Inventors: Veeraraghavan S. Basker, Zuoguang Liu, Tenko Yamashita, Chun-chen Yeh
  • Patent number: 9601414
    Abstract: The invention is directed to a method for inhibiting or preventing delamination at the interface of the die attach/mold compound and the die pad of a semiconductor device and a semiconductor device formed by such method. The method includes providing a leadframe having a top surface; coating the top surface of the leadframe with first and second silane coating; heating the silane coatings to form a porous layer having a porosity of at least 10%; applying a die to the porous layer; securing the die to the porous layer by a die attaching compound; and after the curing of die attach material and wire bonding, a mold compound is applied through molding.
    Type: Grant
    Filed: December 14, 2015
    Date of Patent: March 21, 2017
    Assignee: TEXAS INSTRUMENTS INCORPORATED
    Inventors: Rongwei Zhang, Abram Castro
  • Patent number: 9601596
    Abstract: There is provided an electronic device including at least a first electrode, a second electrode disposed to be spaced apart from the first electrode, and an active layer disposed over the second electrode from above the first electrode and formed of an organic semiconductor material. A charge injection layer is formed between the first electrode and the active layer and between the second electrode and the active layer, and the charge injection layer is formed of an organic material having an increased electric conductivity when the charge injection layer is oxidized.
    Type: Grant
    Filed: July 23, 2014
    Date of Patent: March 21, 2017
    Assignee: SONY CORPORATION
    Inventor: Mao Katsuhara
  • Patent number: 9601451
    Abstract: Example methods, apparatus, and products for creating an environmentally protective coating for integrated circuit assemblies are described herein. A preform plastic sheet is places over components of an integrated circuit such that during a reflow process, the preform plastic sheet melts to form a conformal coating over components of the integrated circuit assembly.
    Type: Grant
    Filed: August 11, 2015
    Date of Patent: March 21, 2017
    Assignee: Lenovo Enterprise Solutions (Singapore) Pte. Ltd.
    Inventors: Joseph Kuczynski, Melissa K. Miller, Heidi D. Williams, Jing Zhang
  • Patent number: 9595520
    Abstract: An insulated gate bipolar translator (IGBT) with a built-in diode and a manufacturing method thereof are provided.
    Type: Grant
    Filed: June 9, 2014
    Date of Patent: March 14, 2017
    Assignee: CSMC TECHNOLOGIES FAB1 CO., LTD.
    Inventors: Xiaoshe Deng, Shuo Zhang, Qiang Rui, Genyi Wang
  • Patent number: 9595511
    Abstract: A microelectronic unit includes microelectronic elements having memory storage arrays. First terminals and second terminals at a surface of the microelectronic unit are configured for connection with corresponding first and second sets of circuit panel contacts which are coupled with conductors of a common signaling bus on the circuit panel. Front surfaces of first and second microelectronic elements define a plurality of first planes at a substantial angle to a second plane defined by the major surface of the circuit panel. Each of a plurality of delay elements within the microelectronic unit is electrically coupled with a signaling path of the common signaling bus between one of the first terminals and a corresponding second terminal. In such way, the delay elements may reduce adverse effects of additive signal energy reflected from the microelectronic packages back towards the common signaling bus.
    Type: Grant
    Filed: May 12, 2016
    Date of Patent: March 14, 2017
    Assignee: Invensas Corporation
    Inventors: Belgacem Haba, Zhuowen Sun, Javier A. Delacruz
  • Patent number: 9589983
    Abstract: An integrated circuit has a buried interconnect in the buried oxide layer connecting a body of a MOS transistor to a through-substrate via (TSV). The buried interconnect extends laterally past the TSV. The integrated circuit is formed by starting with a substrate, forming the buried oxide layer with the buried interconnect at a top surface of the substrate, and forming a semiconductor device layer over the buried oxide layer. The MOS transistor is formed in the semiconductor device layer so that the body makes an electrical connection to the buried interconnect. Subsequently, the TSV is formed through a bottom surface of the substrate so as to make an electrical connection to the buried interconnect in the buried oxide layer. A body of a transistor is electrically coupled to the TSV through the buried interconnect.
    Type: Grant
    Filed: June 3, 2016
    Date of Patent: March 7, 2017
    Assignee: TEXAS INSTRUMENTS INCORPORATED
    Inventor: Russell Carlton McMullan
  • Patent number: 9590113
    Abstract: The present invention generally relates to TFTs and methods for fabricating TFTs. For either back channel etch TFTs or for etch stop TFTs, multiple layers for the passivation layer or the etch stop layers permits a very dense capping layer to be formed over a less dense back channel protection layer. The capping layer can be sufficiently dense so that few pin holes are present and thus, hydrogen may not pass through to the semiconductor layer. As such, hydrogen containing precursors may be used for the capping layer deposition.
    Type: Grant
    Filed: March 4, 2014
    Date of Patent: March 7, 2017
    Assignee: APPLIED MATERIALS, INC.
    Inventors: Dong-kil Yim, Tae Kyung Won, Seon-Mee Cho, John M. White
  • Patent number: 9583551
    Abstract: Embodiments provide an OLED array substrate, a method for fabricating the same, and a display device. The present invention relates to the field of display technology, can decrease resistivity of an electrode, and avoid increase in patterning process. The OLED array substrate comprises an effective pixel display area and a peripheral wiring area. The effective pixel display area comprises a TFT which is arranged on a base plate. The array substrate further comprises a plurality of conductors which are arranged between the base plate and the first electrode; wherein, in the peripheral wiring area, the plurality of conductors are connected with the second electrode.
    Type: Grant
    Filed: July 14, 2014
    Date of Patent: February 28, 2017
    Assignees: Boe Technology Group Co., Ltd., Hefei Xinsheng Optoelectronics Technology Co., Ltd.
    Inventors: Yuting Zhang, Chunwei Wu
  • Patent number: 9583443
    Abstract: A method for displaying a position of an alignment mark, an array substrate and a manufacturing method thereof are provided. The method for displaying the position of the alignment mark includes: forming an alignment mark on a surface of a base substrate; forming a first isolation layer covering the alignment mark; forming a via hole in the first isolation layer to expose the alignment mark; applying a first material in the via hole to form a first material pattern; and applying a second material on surfaces of the first material pattern and the first isolation layer to form a second material film, wherein the first material and the second material are configured to have different polarities, so that the second material cannot be attached to the first material pattern.
    Type: Grant
    Filed: April 14, 2016
    Date of Patent: February 28, 2017
    Assignees: BOE Technology Group Co., Ltd., Hefei Xinsheng Optoelectronics Technology Co., Ltd.
    Inventors: Binbin Cao, Yinhu Huang, Chengshao Yang
  • Patent number: 9583675
    Abstract: A white LED includes a P-type layer, a tunneling structure, an N-type layer, an N-type electrode, and a P-type electrode. The tunneling structure is in contact with the P-type layer. The tunneling structure is a stack structure comprising a first barrier layer, a first active layer and a second barrier layer. At least one of the first barrier layer, the first active layer and the second barrier layer is a first metal nitride oxide layer. The N-type layer is in contact with the tunneling structure. The N-type electrode is in contact with the N-type layer. The P-type electrode is in contact with the P-type layer.
    Type: Grant
    Filed: March 1, 2016
    Date of Patent: February 28, 2017
    Assignee: OPTO TECH CORPORATION
    Inventors: Lung-Han Peng, Hong-Chih Tang, Ming-Yi Yan
  • Patent number: 9576865
    Abstract: A semiconductor package may include a first output test pad and a second output test pad disposed on a first surface of an insulating film, and a semiconductor chip disposed between the first output test pad and the second output test pad on a second surface opposing to the first surface of the insulating film.
    Type: Grant
    Filed: December 9, 2015
    Date of Patent: February 21, 2017
    Assignee: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Soyoung Lim, JaeMin Jung, Jeong-Kyu Ha, Donghan Kim
  • Patent number: 9577081
    Abstract: A semiconductor device includes a semiconductor substrate that includes an IGBT region. A first lifetime control layer extending along a planar direction of the semiconductor substrate is provided in a range in a drift region that is closer to the rear surface than an intermediate portion of the semiconductor substrate in a thickness direction. A crystal defect density in the first lifetime control layer is higher than any of a crystal defect density in a region adjacent to the first lifetime control layer on the rear surface side and a crystal defect density in a region adjacent to the first lifetime control layer on a front surface side. A crystal defect density in a region between the first lifetime control layer and the rear surface is lower than a crystal defect density in a region between the first lifetime control layer and the front surface.
    Type: Grant
    Filed: January 26, 2016
    Date of Patent: February 21, 2017
    Assignee: TOYOTA JIDOSHA KABUSHIKI KAISHA
    Inventors: Satoru Kameyama, Shinya Iwasaki
  • Patent number: 9570347
    Abstract: A method of fabricating a semiconductor integrated circuit (IC) is disclosed. The method includes providing a substrate and depositing a conductive layer on the substrate. A patterned hard mask and a catalyst layer are formed on the conductive layer. The method further includes growing a plurality of carbon nanotubes (CNTs) from the catalyst layer and etching the conductive layer by using the CNTs and the patterned hard mask as an etching mask to form metal features.
    Type: Grant
    Filed: June 8, 2015
    Date of Patent: February 14, 2017
    Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Ching-Fu Yeh, Chao-Hsien Peng, Hsien-Chang Wu, Hsiang-Huan Lee
  • Patent number: 9570352
    Abstract: A method of dicing a wafer may include forming a plurality of active regions in a wafer, each active region including at least one electronic component, the active regions extending from a first surface of the wafer into the wafer by a height and being separated by separation regions, the separation regions being free from metal, forming at least one trench in the wafer by plasma etching in at least one separation region from the first surface of the wafer. The at least one trench is extending into the wafer farther than the plurality of active regions. The method may further include processing a remaining portion of the wafer in the separation region to separate the wafer into individual chips.
    Type: Grant
    Filed: December 10, 2015
    Date of Patent: February 14, 2017
    Assignee: INFINEON TECHNOLOGIES AG
    Inventors: Markus Brunnbauer, Bernhard Drummer, Korbinian Kaspar, Gunther Mackh
  • Patent number: 9570369
    Abstract: A semiconductor package includes a redistributed layer (RDL) interposer having a first side, a second side opposite to the first side, and a vertical sidewall extending between the first side and the second side; at least one semiconductor die mounted on the first side of the RDL interposer; a molding compound disposed on the first side and covering the at least one semiconductor die and the vertical sidewall of the RDL interposer; and a plurality of solder bumps or solder balls mounted on the second side.
    Type: Grant
    Filed: March 14, 2016
    Date of Patent: February 14, 2017
    Assignee: INOTERA MEMORIES, INC.
    Inventors: Shing-Yih Shih, Tieh-Chiang Wu
  • Patent number: 9564484
    Abstract: Embodiments of the present invention provide improved metal-insulator-metal (MIM) capacitors. In embodiments, series resistance is reduced by forming a via underneath the bottom plate of a MIM capacitor, leading to a metallization layer or intermediate metal sublayer. In embodiments, the MIM capacitor is formed with a corrugated shape to increase the plate surface area, allowing a thicker dielectric to be used, thereby mitigating leakage issues.
    Type: Grant
    Filed: December 29, 2015
    Date of Patent: February 7, 2017
    Assignee: GLOBALFOUNDRIES INC.
    Inventors: Hui Zang, Bingwu Liu
  • Patent number: 9564395
    Abstract: A semiconductor package structure includes a base. A first die is mounted on the base. The first die comprises a plurality of first pads with a first pad area arranged in a first tier. A plurality of second pads with a second pad area is arranged in a second tier. A second die is mounted on the base. The second die includes a plurality of third pads arranged in a third tier. A first bonding wire has two terminals respectively coupled to one of the first pads and one of the third pads. A second bonding wire has two terminals respectively coupled to one of the third pads and one of the second pads.
    Type: Grant
    Filed: July 27, 2015
    Date of Patent: February 7, 2017
    Assignee: MEDIATEK INC.
    Inventors: Hsing-Chih Liu, Chia-Hao Yang, Ying-Chih Chen
  • Patent number: 9559030
    Abstract: An electronic component has a circuit board with a main surface, a chip having a sensor facing the main surface, bump electrodes disposed between the main surface and the chip so as to be placed inside of the edges of the chip in a plan view of the main surface, a dam provided between the main surface and the chip so as to extend at least from the edges of the chip to outer positions of the bump electrodes in a plan view of the main surface, and an under-fill material provided at least in a clearance between the dam and the chip. Between the main surface and the sensor, a space is formed in a region enclosed by the bump electrodes in a plan view of the main surface. The under-fill material is disposed outside of the space in a plan view of the main surface.
    Type: Grant
    Filed: March 14, 2016
    Date of Patent: January 31, 2017
    Assignee: ALPS ELECTRIC CO., LTD.
    Inventors: Hideki Gocho, Shuji Yanagi, Masaya Yamatani, Hisayuki Yazawa
  • Patent number: 9559100
    Abstract: A semiconductor device includes first and second Fin FET transistors and a separation plug made of an insulating material and disposed between the first and second Fin FET transistors. The first Fin FET transistor includes a first fin structure extending in a first direction, a first gate dielectric formed over the first fin structure and a first gate electrode formed over the first gate dielectric and extending a second direction perpendicular to the first direction. The second Fin FET transistor includes a second fin structure, a second gate dielectric formed over the second fin structure and a second gate electrode formed over the first gate dielectric and extending the second direction. In across section along the second direction and across the first gate electrode, the second gate electrode and the separation plug, the separation plug has a tapered shape having atop size smaller than a bottom size.
    Type: Grant
    Filed: March 31, 2016
    Date of Patent: January 31, 2017
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
    Inventors: Che-Cheng Chang, Chih-Han Lin