Patents Examined by Tu-Tu Ho
-
Patent number: 9666597Abstract: According to one embodiment, a semiconductor memory device includes a stacked body; a semiconductor body; a charge storage layer; a first conductor; a second conductor; and a third conductor. The stacked body includes a plurality of electrode layers stacked with an insulator interposed. The semiconductor body extends along a stacking direction of the stacked body. The first conductor is provided in the stacked body. The first conductor is in contact with the substrate. The second conductor includes a different material from the first conductor. The second conductor is in contact with a first portion of the first conductor. The third conductor includes a same material as the second conductor. The third conductor is in contact with a second portion of the first conductor.Type: GrantFiled: March 1, 2016Date of Patent: May 30, 2017Assignee: Kabushiki Kaisha ToshibaInventors: Ming Hu, Toshiyuki Takewaki, Shingo Nakajima, Hiroyasu Tanaka
-
Patent number: 9660189Abstract: Subject matter disclosed herein may relate to correlated electron switch devices, and may relate more particularly to one or more barrier layers having various characteristics formed under and/or over and/or around correlated electron material.Type: GrantFiled: February 29, 2016Date of Patent: May 23, 2017Assignee: ARM Ltd.Inventors: Kimberly Gay Reid, Lucian Shifren, Carlos Alberto Paz de Araujo
-
Patent number: 9653624Abstract: The following configuration is adopted in order to provide a highly reliable optival sensor device which enhances the reliability of devices without making the devices unsuitable for size and thickness reductions. The light sensor comprises an element-mounting portion (3) having a cavity and a lid member closely attached thereinto, the lid member being composed of: a window (2) constituted of a phosphate-based glass to which properties approximate to a spectral luminous efficacy properties have been imparted by compositional control; and a frame (1) constituted of a phosphate-based glass having light-shielding properties.Type: GrantFiled: January 27, 2015Date of Patent: May 16, 2017Assignee: SII Semiconductor CorporationInventors: Koji Tsukagoshi, Noriyoshi Higashi
-
Patent number: 9653549Abstract: A semiconductor device is provided. The semiconductor device includes a substrate; a first nanowire disposed over the substrate; a second nanowire disposed over the substrate; a first pad formed at first ends of the first and second nanowires, a second pad formed at second ends of the first and second nanowires, wherein the pads comprise different materials than the nanowires; and a gate surrounding at least a portion of each of the first and second nanowires.Type: GrantFiled: May 27, 2016Date of Patent: May 16, 2017Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chun Jen Chen, Bin-Siang Tsai, Tsai-Yu Wen, Yu Shu Lin, Chin-Sheng Yang
-
Patent number: 9653460Abstract: A semiconductor device and a method of fabricating the same, the semiconductor device includes a substrate, a first gate and a second gate. The first gate is disposed on the substrate and includes a first gate insulating layer, a polysilicon layer, a silicide layer and a protective layer stacked with each other on the substrate and a first spacer surrounds the first gate insulating layer, the polysilicon layer, the silicide layer and the protective layer. The second gate is disposed on the substrate and includes a second gate insulating layer, a work function metal layer and a conductive layer stacked with each other on the substrate, and a second spacer surrounds the second gate insulating layer, the work function metal layer and the conductive layer.Type: GrantFiled: March 1, 2016Date of Patent: May 16, 2017Assignee: UNITED MICROELECTRONICS CORP.Inventors: Shin-Hung Li, Kuan-Chuan Chen, Nien-Chung Li, Wen-Fang Lee, Chih-Chung Wang
-
Patent number: 9653482Abstract: A display panel comprises a TFT substrate and a display medium layer. The display medium layer is disposed on the TFT substrate. The TFT substrate comprises a TFT and a substrate. The TFT is disposed on the substrate and comprises a gate, a metal oxide layer, a source, a drain and a protection layer. The gate is disposed corresponding to the metal oxide layer. The protection layer is disposed on the metal oxide layer. Each of the source and the drain contacts the metal oxide layer through an opening of the protection layer. One side of the gate or one side of the metal oxide layer partially overlaps at least one of the openings. In addition, a display device is also disclosed.Type: GrantFiled: February 29, 2016Date of Patent: May 16, 2017Assignee: Innolux CorporationInventors: Hui-Min Huang, Hsin-Hung Lin, Li-Wei Sung
-
Patent number: 9653556Abstract: A high voltage semiconductor structure with a field plate comprising a depletable material that increases the breakdown voltage of the semiconductor structure. A depletion region forms within the depletable field plate which redistributes the electric field and preventing electric charges from concentrating at the corners of the field plate. The thickness, doping concentration, doping uniformity, and geometric shape of the field plates may be adjusted to optimize the effect of the charge redistribution.Type: GrantFiled: February 29, 2016Date of Patent: May 16, 2017Assignee: Toshiba CorporationInventor: Long Yang
-
Patent number: 9647141Abstract: Embodiments of the present disclosure provide a thin film transistor (TFT) and a method of manufacturing the same, which enables to decrease the vertical resistance from the source and the drain to the polarity inversion region, so that the current from the source and the drain to the polarity inversion region may be increased, thereby improving the performances of the TFT. An active layer of the TFT is provided with a first groove and a second groove which neither pass through the active layer. A source and a drain of the TFT are formed at least partially in the first groove and the second groove, respectively. The source and the drain contact the active layer through the first groove and the second groove, respectively.Type: GrantFiled: April 14, 2016Date of Patent: May 9, 2017Assignees: BOE Technology Group Co., Ltd., Hefei Xinsheng Optoelectronics Technology Co., Ltd.Inventors: Botao Song, Tao Jiang, Junhao Han, Ling Han, Binbin Cao, Chengshao Yang
-
Patent number: 9647067Abstract: Present embodiments provide for a FinFET and fabrication method thereof. The fabrication method includes two selective etching processes to form the channel. The FinFET includes a substrate, a shallow trench isolation (STI) layer, a buffer layer, an III-V group material, a high-K dielectric layer and a conductor material. The STI is formed on the substrate with a trench. The buffer layer is formed on the substrate in the trench. The III-V group material is formed on the buffer layer in vertical stacked bowl shape. The high-K dielectric layer is formed on the STI layer and surrounding the III-V group material. The conductor material is formed surrounding the high-K dielectric layer as a gate electrode.Type: GrantFiled: September 20, 2016Date of Patent: May 9, 2017Assignee: ZING SEMICONDUCTOR CORPORATIONInventor: Deyuan Xiao
-
Patent number: 9647132Abstract: A semiconductor device that can measure a minute current. The semiconductor device includes a first transistor, a second transistor, a node, and a capacitor. The first transistor includes an oxide semiconductor in a channel formation region. The node is electrically connected to a gate of the second transistor and a first terminal of the capacitor. The node is brought into an electrically floating state by turning off the first transistor after a potential V0 is supplied. Change in a potential VFN of the node over time is expressed by Formula (1). In Formula (1), t is elapsed time after the node is brought into the electrically floating state, ? is a constant with a unit of time, and ? is a constant greater than or equal to 0.4 and less than or equal to 0.6.Type: GrantFiled: January 27, 2016Date of Patent: May 9, 2017Assignee: Semiconductor Energy Laboratory Co., LTD.Inventors: Masashi Tsubuku, Kazuaki Ohshima, Masashi Fujita, Daigo Shimada, Tsutomu Murakawa
-
Patent number: 9640556Abstract: Provided is a thin film transistor that has high mobility and excellent stress resistance and is good typically in adaptability to wet etching process. The thin film transistor includes a substrate, and, disposed on the substrate in the following sequence, a gate electrode, a gate insulator film, oxide semiconductor layers, source-drain electrodes, and a passivation film that protects the source-drain electrodes. The oxide semiconductor layers have a first oxide semiconductor layer including In, Ga, Zn, Sn, and O, and a second oxide semiconductor layer including In, Ga, Sn, and O. The second oxide semiconductor layer is disposed on the gate insulator film. The first oxide semiconductor layer is disposed between the second oxide semiconductor layer and the passivation film. The atomic ratios in contents of the individual metal elements to all the metal elements constituting the first and the second oxide semiconductor layers are controlled to predetermined ratios.Type: GrantFiled: January 15, 2015Date of Patent: May 2, 2017Assignee: Kobe Steel, Ltd.Inventors: Hiroshi Goto, Aya Miki, Mototaka Ochi
-
Patent number: 9640610Abstract: An IGBT includes an emitter electrode, base regions, an emitter region, a collector region, a collector electrode, a gate insulating film provided in contact with the silicon carbide semiconductor region, the emitter region, and the base region, and a gate electrode that faces the gate insulating film. A FWD includes a base contact region provided adjacent to the emitter region and electrically connected to the emitter electrode, and a cathode region disposed in the upper layer part on the other main surface side of the silicon carbide semiconductor region, provided adjacent to the collector region, and electrically connected to the collector electrode. The IGBT further includes a reduced carrier-trap region disposed in a principal current-carrying region of the silicon carbide semiconductor region located above the collector region and having a smaller number of carrier traps than the silicon carbide semiconductor region located above the cathode region.Type: GrantFiled: February 6, 2015Date of Patent: May 2, 2017Assignee: Mitsubishi Electric CorporationInventors: Kenji Hamada, Naruhisa Miura
-
Patent number: 9627615Abstract: Subject matter disclosed herein may relate to fabrication of correlated electron materials used, for example, to perform a switching function. In embodiments, precursors, in a gaseous form, may be utilized in a chamber to build a film of correlated electron materials comprising various impedance characteristics.Type: GrantFiled: January 26, 2016Date of Patent: April 18, 2017Assignee: ARM Ltd.Inventors: Kimberly G. Reid, Carlos Alberto Paz de Araujo, Lucian Shifren
-
Patent number: 9627437Abstract: Embodiments are related generally to display fabrication, and more particularly to a fluidic assembly process for the placement of light emitting diodes on a transparent display substrate.Type: GrantFiled: June 30, 2016Date of Patent: April 18, 2017Assignee: Sharp Laboratories of America, Inc.Inventors: Kurt Michael Ulmer, Paul John Schuele
-
Patent number: 9627479Abstract: In some embodiments, a semiconductor structure includes first and second GAA structures configured to form corresponding similar first and second circuits. At least one of the first or second GAA structure includes at least one GAA device. A GAA device of the at least one GAA device includes at least one nanowire and a gate region. A nanowire of the at least one nanowire has a cross-section asymmetrical with respect to a middle line of the cross-section. The cross-section has first and second end lines substantially parallel the middle line. The first end line is shorter than the second end line. The gate region wraps all around part of the nanowire. The first and second GAA structures have substantially a same of a number of GAA devices in the at least one GAA device configured to have current flow from the first end line to the second end line.Type: GrantFiled: February 19, 2016Date of Patent: April 18, 2017Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventor: Chung-Hui Chen
-
Patent number: 9627492Abstract: A semiconductor device includes a semiconductor substrate having a first conductivity type, an epitaxial layer having a second conductivity type, an isolation area in the epitaxial layer to define an active area of the semiconductor substrate, a body area having a first conductivity type and a drift area having a second conductivity type adjacent to each other in the epitaxial layer, a LOCOS insulating layer in the drift area and surrounded by the drift area, a drain area adjacent to a side part of the LOCOS insulating layer and surrounded by the drift area, a body contact area and a source area in the body area and surrounded by the body area, and a gate area overlapping the drift area and a part of the LOCOS insulating layer from a direction of the body area.Type: GrantFiled: December 10, 2015Date of Patent: April 18, 2017Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Minhwan Kim, Jaehyun Jung, Jungkyung Kim, Kyuok Lee, Jaejune Jang, Changki Jeon, Suyeon Cho, Seonghoon Ko, Kyu-Heon Cho
-
Patent number: 9613946Abstract: A semiconductor device includes a P-type semiconductor substrate, a first N-well, a second N-well, and a P-well adjoining the first and second N-wells, a first doped region having a first conductivity type within the first N-well, a second doped region having a second conductivity type bridging the first N-well and the P-well, a third N+ doped region bridging the second N-well and the P-well, a fourth P+ doped region within the second N-well and spaced apart from the third N+ doped region, and a gate structure formed on the surface of the P-well and between the second doped region and the third N+ doped region. The gate structure, the second doped region, and the third N+ doped region form an NMOS structure. The semiconductor device is a low voltage triggered SCR having a relatively small silicon area and high holding voltage.Type: GrantFiled: June 10, 2016Date of Patent: April 4, 2017Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventors: Lei Zhong, Hongwei Li, Wei Lei, Guang Chen, Huijuan Cheng
-
Patent number: 9614146Abstract: A magnetoresistive memory cell includes a magnetoresistive tunnel junction stack and a dielectric encapsulation layer covering sidewall portions of the stack and being opened over a top of the stack. A conductor is formed in contact with a top portion of the stack and covering the encapsulation layer. A magnetic liner encapsulates the conductor and is gapped apart from the encapsulating layer covering the sidewall portions of the stack.Type: GrantFiled: July 28, 2016Date of Patent: April 4, 2017Assignees: INTERNATIONAL BUSINESS MACHINES CORPORATION, CROCUS TECHNOLOGYInventors: Anthony J. Annunziata, Erwan Gapihan
-
Patent number: 9608008Abstract: Each pixel region of an active matrix substrate includes a thin-film transistor, an interlayer insulating layer that includes an organic insulating layer, a transparent connection layer formed on the interlayer insulating layer, an inorganic insulating layer formed on the transparent connection layer, and a pixel electrode formed on the inorganic insulating layer. The transparent connection layer contacts a drain electrode inside of a first contact hole formed in the interlayer insulating layer. The pixel electrode contacts the transparent connection layer inside of a second contact hole formed in the inorganic insulating layer. The first contact hole and the second contact hole do not overlap with one another when a substrate is viewed from a normal direction. Inside the first contact hole, a bottom surface and sidewalls of the first contact hole are covered by the transparent connection layer, the inorganic insulating layer, and the pixel electrode.Type: GrantFiled: February 12, 2015Date of Patent: March 28, 2017Assignee: SHARP KABUSHIKI KAISHAInventors: Kuniaki Okada, Seiichi Uchida
-
Patent number: 9607988Abstract: A semiconductor device includes a diffusion area, a gate structure coupled to the diffusion area, and a dummy gate structure coupled to the diffusion area. The gate structure extends a first distance beyond the diffusion area, and the dummy gate structure extends a second distance beyond the diffusion area.Type: GrantFiled: January 30, 2015Date of Patent: March 28, 2017Assignee: QUALCOMM IncorporatedInventors: Yanxiang Liu, Stanley Seungchul Song