Abstract: A liquid precursor for forming a layered superlattice material is applied to an integrated circuit substrate. The precursor coating is annealed in oxygen using a rapid temperature pulsing anneal (“RPA”) technique with a ramp rate of 30° C./second at a hold temperature of 650° C. for a holding time of 30 minutes. The RPA technique includes applying a plurality of rapid-temperature heat pulses in sequence.
Type:
Grant
Filed:
February 12, 2001
Date of Patent:
August 19, 2003
Assignees:
Symetrix Corporation, Matsushita Electric Industrial Co., Ltd.
Inventors:
Kiyoshi Uchiyama, Carlos A. Paz de Araujo, Keisuke Tanaka
Abstract: The present invention discloses a method for forming a capacitor of a semiconductor device which can increase a capacitance and prevent a leakage current at the same time.
Abstract: A network of electrically conductive plate contacts is provided within the structure of a DRAM chip to enable storage of non-zero voltage levels in each charge storage region. An improved cell or top plate contact provides low contact resistance and improved structural integrity making the contact less prone to removal during subsequent processing steps. A top plate conformally lines a container patterned down into a subregion. A metal contact structure comprises a waist section, a contact leg, and an anchor leg. The contact leg makes contact to the top plate within the container interior. The waist section joins the top of the contact leg to the top of the anchor leg and extends over the edge of the top plate. The anchor leg extends downward through the subregion adjacent to but spaced from the container to anchor the structure in place and provide structural integrity.
Type:
Grant
Filed:
May 15, 2001
Date of Patent:
August 12, 2003
Assignee:
Micron Technology, Inc.
Inventors:
Kunal R. Parekh, Mark Fischer, Charles H. Dennison
Abstract: Within a method for forming a memory cell structure there is provided a field effect transistor (FET) device having electrically connected to one of its source/drain regions a storage capacitor and electrically connected to the other of its source/drain regions a bitline stud layer separated from and rising above the storage capacitor. Within the memory cell structure, and at a minimum storage capacitor to bitline stud layer separation, a capacitor plate layer is further separated from the bitline stud layer than a capacitor node layer.
Abstract: An integrated circuit test system and method therefor is provided having a semiconductor substrate with an electrical ground and a source of electrical potential. A dielectric layer with first and second openings is formed on the semiconductor substrate. First and second barrier layers are deposited on the dielectric layer to line the openings. A first conductor core is deposited over the first barrier layer to fill the first opening and is connected to a source of electrical potential. A second conductor core is deposited over the second barrier layer to fill the second opening and is connected to the electrical ground. A current measuring device is provided to measure leakage current flow between the first and second conductor cores.
Abstract: A gate electrode is formed in a partial area of the surface of a semiconductor substrate. Impurities of a first conductive type are implanted into the semiconductor substrate in areas on both sides of the gate electrode, by using the gate electrode as a mask. The implanted impurities are activated by applying a laser beam to the surface of the semiconductor substrate. Impurities to be used for threshold voltage control are implanted into the surface layer of the semiconductor substrate under the gate electrode, after the laser beam is applied. The impurities for threshold voltage control are activated by heating the semiconductor substrate. A semiconductor device is provided having a low parasitic resistance of source/drain regions and a desired threshold voltage hard to be lowered.
Abstract: The invention relates to an essentially discrete semiconductor device comprising a semiconductor body (10) having a first, preferably bipolar, transistor (T1) with a first region (1) forming a collector (1) of T1, and a second, preferably also bipolar, transistor (T2) with a second region (2) forming a collector (2) of T2, which transistors (T1, T2) are in a cascode configuration wherein the collector (1) of T1is connected to the emitter (4) of T2. Such a device cannot suitably be used in a base station for mobile communication. According to the invention, the first region (1) and the second region (2) are positioned next to each other within a semiconductor region (5), a part of which situated below the first region (1) is provided with a higher doping concentration at the location of T1. In this way, T1 has a low collector-emitter breakdown voltage and a high cutoff frequency, whereas for T2 said voltage and frequency are, respectively, high(er) and low(er).
Type:
Grant
Filed:
March 28, 2001
Date of Patent:
July 15, 2003
Assignee:
Koninklijke Philips Electronics N.V.
Inventors:
Ronald Dekker, Henricus Godefridus Rafael Maas, Jan Willem Slotboom, Freerk Van Rijs
Abstract: A method for producing an integrated circuit wherein a substrate is provided that includes a circuit structure and a first metalization structure disposed thereover comprising at least one layer with plated holes extending therethrough and into the circuit structure. The plated holes are insulated and a planarizing layer is disposed over the metalization structure. A handling wafer is applied over the substrate permitting the substrate to be thinned such that metalized connections disposed in the plated holes are exposed. A second metalization structure is provided and connected to the circuit structure and/or the first metalization structure by the metalized connections.
Abstract: A silicon wafer having a thick, high-resistivity epitaxially grown layer and a method of depositing a thick, high-resistivity epitaxial layer upon a silicon substrate, such method accomplished by: a) providing a silicon wafer substrate and b) depositing a substantially oxygen free, high-resistivity epitaxial layer, with a thickness of at least 50 &mgr;m, upon the surface of the silicon wafer. The silicon wafer substrate may then, optionally, be removed from the epitaxial layer.
Type:
Grant
Filed:
December 6, 2001
Date of Patent:
June 24, 2003
Assignee:
SEH America, Inc.
Inventors:
Oleg V. Kononchuk, Sergei V. Koveshnikov, Zbigniew J. Radzimski, Neil A. Weaver
Abstract: A surface modification layer having a surface modification coefficient of 0.1 to 0.5 is formed on the surface of an organic insulating film on a substrate. A metal wiring is provided on the surface of the organic insulating film having the surface modification layer formed at the surface thereof. Thus, the bonding strength between the metal wiring and the organic insulating film is enhanced.
Abstract: A semiconductor flash memory device is formed with shallow trench isolation (STI) and a low-resistance source bus line (Vss Bus). Embodiments include forming core and peripheral field oxide regions, as by conventional STI techniques, bit lines by ion implantation, polysilicon floating gates above the channel regions and polysilicon word lines. The Vss Bus is then formed by etching away portions of the field oxide between corresponding source regions of adjacent bit lines to expose portions of the substrate, ion implanting impurities into the source regions and the exposed substrate, forming insulating spacers on the sides of the floating gates and word lines, and forming a metal silicide layer, such as titanium silicide, on the implanted source regions and exposed portions of the substrate to form a continuous conductor between the source regions.
Abstract: Disclosed herein is a process for vapor phase growth of gallium nitride compound semiconductor which yields uniform crystal layers with good reproducibility. The process comprises forming a first nitride semiconductor layer on a substrate, forming thereon a protective film for crystal growth prevention in such a way that it has partly open window regions through which the first nitride semiconductor layer is exposed, forming a second nitride semiconductor layer by selective growth from the first nitride semiconductor layer at a crystal growth starting temperature, and continuing crystal growth at a temperature higher than the crystal growth starting temperature. The vapor phase growth at a low temperature yields a uniform crystal layer, and the ensuing vapor phase growth at a raised temperature yields a uniform crystal layer with good reproducibility in conformity with the first crystal layer.
Abstract: There is provided a method of manufacturing a ridge type LC-DFB semiconductor laser in which a laser substrate having a cladding layer made of a material for a ridge stripe formed on an active layer made of semiconductor. A stripe mask is formed on the cladding layer to form two lateral flat portions from the cladding layer, by a selective wet etching, so as to form a ridge stripe protruding therefrom and having a flat top portion at which the stripe mask capped. A grating mask is formed on the two lateral flat portions, side walls of the ridge stripe and the stripe mask. The grating mask has a periodic structure in the direction in which the ridge stripe extends.
Abstract: A hybrid deposition system includes a reactor chamber, at least one heating unit, a first reagent gas source, a metallo-organic source, a second reagent gas source, and a valve unit for stopping flow of gas from the metallo-organic source. The hybrid incorporates features of both metal-organic chemical vapor deposition (MOCVD) and hydride vapor-phase epitaxy (HVPE). The hybrid system may be operated in MOCVD mode, in HVPE mode, or in both MOCVD and HVPE mode simultaneously. The system may be switched between deposition modes without interrupting deposition, or removing the sample from the reactor chamber. The at least one heating unit may be moved relative to the reactor chamber, or vice versa, for easily and rapidly adjusting the temperature of the reactor chamber. A method for forming at least one epitaxial layer of a III-V compound on a non-native substrate in which deposition is performed by two different techniques in the same reactor chamber.
Abstract: A structure and method for an insulator layer having carbon-graded layers above a substrate is disclosed, wherein the concentration of carbon increases in each successive carbon-graded layer above the substrate. The insulator comprises a low-k dielectric having a dielectric constant less than 3.3. The carbon-graded layer increases adhesion between the substrate and the insulator and between the insulator and the conductor layer. The structure may also include stabilization interfaces between the carbon-graded layers. More specifically, the carbon-graded layers include a first layer adjacent the substrate having a carbon content between about 5% and 20%, a second layer above the first layer having a carbon content between about 10% and 30%, and a third layer above the second layer having a carbon content between about 20% and 40%.
Type:
Grant
Filed:
July 20, 2001
Date of Patent:
May 27, 2003
Assignee:
International Business Machines Corporation
Inventors:
Richard A. Conti, Prakash Chimanlal Dev, David M. Dobuzinsky, Daniel C. Edelstein, Gill Y. Lee, Kia-Seng Low, Padraic C. Shafer, Alexander Simpson, Peter Wrschka
Abstract: A method for forming an epitaxial layer involves depositing a buffer layer on a substrate by a first deposition process, followed by deposition of an epitaxial layer by a second deposition process. By using such a dual process, the first and second deposition processes can be optimized, with respect to performance, growth rate, and cost, for different materials of each layer. A semiconductor heterostructure prepared by a dual deposition process includes a buffer layer formed on a substrate by MOCVD, and an epitaxial layer formed on the buffer layer, the epitaxial layer deposited by hydride vapor-phase deposition.
Type:
Grant
Filed:
April 16, 1999
Date of Patent:
May 20, 2003
Assignees:
GBL Technologies, Inc., Matsushita Electric Industrial Co., Ltd
Inventors:
Glenn S. Solomon, David J. Miller, Tetsuzo Ueda
Abstract: The present invention provides a method for producing a semiconductor substrate which comprises the steps of growing a first semiconductor layer on a substrate in liquid phase at a properly controlled temperature for eliminating defects and growing a second semiconductor layer on the first semiconductor layer in liquid phase at a higher temperature; a solar cell produced by a method comprising a step of anodizing the surface of the first and second layer side of the semiconductor substrate produced by the liquid-phase growth method; a liquid-phase growth apparatus comprising means for storing a melt, means for changing the temperature of the stored melt, and means for bringing an oxygen-containing substrate into contact with the melt, wherein a substrate is brought into contact with the melt at a temperature so as to suppress the stacking faults contained in the semiconductor layer grown on the surface of the substrate.
Abstract: An integrated circuit has primary devices and redundant devices being selective substituted for the primary devices through at least one fuse. The fuse includes a first layer having at least one fuse link region, a second layer over the first layer and cavities in the second layer above the fuse link region.
Type:
Grant
Filed:
May 21, 2001
Date of Patent:
May 20, 2003
Assignee:
Infineon Technologies AG
Inventors:
Axel C. Brintzinger, Edward W. Kiewra, Chandrasekhar Narayan, Carl J. Radens
Abstract: There is disclosed a method of manufacturing a capacitor in a semiconductor device. The present invention forms a Ru film as a lower electrode of the capacitor in which a Ta2O5 film is used as a dielectric film by introducing Ru of a raw material, oxygen and NH3 in order to reduce oxygen or a NH3 plasma process as a subsequent process is performed in order to remove oxygen existing on the surface of the Ru film. Therefore, the present invention can prevent oxidization of a diffusion prevention film due to oxygen existing in a Ru film during annealing process performed after deposition of a Ta2O5 film and thus improve reliability of the device.
Type:
Grant
Filed:
June 29, 2001
Date of Patent:
May 6, 2003
Assignee:
Hynix Semiconductor Inc.
Inventors:
Kyong Min Kim, Jong Min Lee, Chan Lim, Han Sang Song
Abstract: Method and apparatus for depositing an amorphous silicon film on a substrate using a high density plasma chemical vapor deposition (HDP-CVD) technique is provided. The method generally comprises positioning a substrate in a processing chamber, introducing an inert gas into the processing chamber, introducing a silicon source gas into the processing chamber generating a high density plasma, and depositing the amorphous silicon film. The amorphous silicon film is deposited at a substrate temperature 500° C. or less. The amorphous silicon film may then be annealed to improve film properties.