Patents Examined by Vu A Vu
-
Patent number: 11817319Abstract: A laminated element manufacturing method includes a first forming step of forming a first modified region along a line to cut by irradiating a semiconductor substrate of a first wafer with a laser light along the line to cut, a first grinding step of grinding the semiconductor substrate of the first wafer, a bonding step of bonding a circuit layer of a second wafer to the semiconductor substrate of the first wafer, a second forming step of forming a second modified region along the line to cut by irradiating a semiconductor substrate of the second wafer with a laser light along the line to cut, and a second grinding step of grinding the semiconductor substrate of the second wafer.Type: GrantFiled: November 24, 2021Date of Patent: November 14, 2023Assignee: HAMAMATSU PHOTONICS K.K.Inventors: Takeshi Sakamoto, Ryuji Sugiura, Yuta Kondoh, Naoki Uchiyama
-
Patent number: 11817326Abstract: Panel level packaging (PLP) with high positional accuracy of dies. The PLP bonds dies accurately to die bonding regions of an alignment panel. High accuracy is achieved by providing die bonding regions with local alignment marks. Accurate die bonding on the alignment carrier results in a reconstructed wafer with accurate positioning of dies. The dies of the reconstructed wafer can be scanned by a die location check (DLC) scan based on sub-blocks of dies, enabling high DLC throughput. The DLC scan generates a DLC file with coordinate points of sub-blocks of the reconstructed wafer. Also, a laser direct imaging (LDI) file can be generated using sub-block circuit files aligned to the DLC file. The use of sub-block circuit files facilitates high throughput in generating the LDI file with high accuracy due to the reconstructed wafer being formed using the alignment carrier with local alignment marks.Type: GrantFiled: October 4, 2021Date of Patent: November 14, 2023Assignee: PYXIS CF PTE. LTD.Inventors: Amlan Sen, Chian Soon Chua, Qing Feng Guan, Wai Hoe Lee
-
Patent number: 11810894Abstract: Semiconductor device assemblies with solderless interconnects, and associated systems and methods are disclosed. In one embodiment, a semiconductor device assembly includes a first conductive pillar extending from a semiconductor die and a second conductive pillar extending from a substrate. The first conductive pillar may be connected to the second conductive pillar via an intermediary conductive structure formed between the first and second conductive pillars using an electroless plating solution injected therebetween. The first and second conductive pillars and the intermediary conductive structure may include copper as a common primary component, exclusive of an intermetallic compound (IMC) of a soldering process. A first sidewall surface of the first conductive pillar may be misaligned with respect to a corresponding second sidewall surface of the second conductive pillar.Type: GrantFiled: August 13, 2021Date of Patent: November 7, 2023Assignee: Micron Technology, Inc.Inventor: Jungbae Lee
-
Patent number: 11810864Abstract: A semiconductor package includes a core substrate having a through hole, a first molding member at least partially filling the through hole and covering an upper surface of the core substrate, the first molding member having a cavity within the through hole, a first semiconductor chip on the first molding member on the upper surface of the core substrate, a second semiconductor chip arranged within the cavity, a second molding member on the first molding member and covering the first semiconductor chip, a third molding member filling the cavity and covering the lower surface of the core substrate; first redistribution wirings on the second molding member and electrically connecting first chip pads of the first semiconductor chip and core connection wirings of the core substrate; and second redistribution wirings on the third molding member and electrically connecting second chip pads of the second semiconductor chip and the core connection wirings.Type: GrantFiled: June 27, 2022Date of Patent: November 7, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Changeun Joo, Gyujin Choi
-
Patent number: 11804443Abstract: A method includes encapsulating a plurality of package components in an encapsulant, and forming a first plurality of redistribution layers over and electrically coupling to the plurality of package components. The first plurality of redistribution layers have a plurality of power/ground pad stacks, with each of the plurality of power/ground pad stacks having a pad in each of the first plurality of redistribution layers. The plurality of power/ground pad stacks include a plurality of power pad stacks, and a plurality of ground pad stacks. At least one second redistribution layer is formed over the first plurality of redistribution layers. The second redistribution layer(s) include power lines and electrical grounding lines electrically connecting to the plurality of power/ground pad stacks.Type: GrantFiled: August 30, 2021Date of Patent: October 31, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shu-Rong Chun, Tin-Hao Kuo, Chi-Hui Lai, Kuo Lung Pan, Yu-Chia Lai, Hao-Yi Tsai, Chung-Shi Liu, Chen-Hua Yu
-
Patent number: 11804397Abstract: A method includes transferring multiple discrete components from a first substrate to a second substrate, including illuminating multiple regions on a top surface of a dynamic release layer, the dynamic release layer adhering the multiple discrete components to the first substrate, each of the irradiated regions being aligned with a corresponding one of the discrete components. The illuminating induces a plastic deformation in each of the irradiated regions of the dynamic release layer. The plastic deformation causes at least some of the discrete components to be concurrently released from the first substrate.Type: GrantFiled: November 15, 2021Date of Patent: October 31, 2023Assignee: KULICKE & SOFFA NETHERLANDS B.V.Inventors: Val Marinov, Ronn Kliger, Matthew R. Semler
-
Patent number: 11798918Abstract: A semiconductor device package includes an embedded plurality of solder balls within an integrated circuit die (ICD) substrate In one embodiment, the integrated circuit die (ICD) substrate has a top surface and a bottom surface, and a plurality of solder balls at least partially embedded in the ICD substrate, where each of the plurality of solder balls comprises an exposed surface that is substantially flat and parallel planar to the bottom surface, and where the exposed surface of each of the plurality of solder balls is disposed in the bottom surface. In certain examples, the apparatuses also include a plurality of integrated circuit dies stacked on the top surface of the ICD substrate.Type: GrantFiled: November 30, 2021Date of Patent: October 24, 2023Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Muhammad Bashir Mansor, Chong Un Tan, Shivaram Sahadevan, Mickaldass Santanasamy, Muhammad Faizul Mohd Yunus, Chin Koon Tang
-
Patent number: 11798805Abstract: A method for manufacturing a semiconductor device and a semiconductor substrate are provided. A method for manufacturing a semiconductor device includes the steps of forming a bonding layer that bonds a semiconductor thin film to a bonding layer region on a portion of a first substrate with a force weaker than covalent bonding, forming the semiconductor thin film in the bonding layer region and a non-bonding layer region other than the bonding layer region, separating the semiconductor thin film from the first substrate by bonding an organic layer included in a pick-up substrate different from the first substrate to the semiconductor thin film, removing the bonding layer adhered to a peeled surface of the semiconductor thin film separated from the first substrate, and bonding the semiconductor thin film from which the bonding layer has been removed to a second substrate different from the first substrate.Type: GrantFiled: March 25, 2021Date of Patent: October 24, 2023Assignee: Filnex Inc.Inventor: Mitsuhiko Ogihara
-
Patent number: 11798921Abstract: Discussed is an assembly substrate used for a display device manufacturing method of mounting semiconductor light-emitting diodes on the assembly substrate at preset positions using electric field and magnetic field. The assembly substrate includes a base portion, a plurality of assembly electrodes on the base portion, a dielectric layer on the base portion to cover the assembly electrodes, a barrier wall on the base portion, and a metal shielding layer on the base portion, wherein the metal shielding layer overlaps the barrier wall.Type: GrantFiled: November 18, 2021Date of Patent: October 24, 2023Assignee: LG ELECTRONICS INC.Inventors: Changseo Park, Jinhyung Lee, Jungsub Kim, Seongmin Moon, Younho Heo
-
Patent number: 11800804Abstract: A diaphragm for a piezoelectric micromachined ultrasonic transducer (PMUT) is presented having resonance frequency and bandwidth characteristics which are decoupled from one another into independent variables. Portions of at least the piezoelectric material layer and backside electrode layer are removed in a selected pattern to form structures, such as ribs, in the diaphragm which retains stiffness while reducing overall mass. The patterned structure can be formed by additive, or subtractive, fabrication processes.Type: GrantFiled: August 26, 2022Date of Patent: October 24, 2023Assignee: THE REGENTS OF THE UNIVERSITY OF CALIFORNIAInventors: Bernhard Boser, David Horsley, Richard Przybyla, Ofer Rozen, Stefon Shelton
-
Patent number: 11798814Abstract: A semiconductor package includes an interposer having a separation layer on a rear surface of which a plurality of first recesses is arranged. A plurality of wiring structures is stacked on the separation layer alternately with a plurality of insulation interlayers. A plurality of semiconductor devices is arranged, side by side, on the interposer side and connected to a plurality of the wiring structures. A plurality of contact terminals on the rear surface of the separation layer is connected to the plurality of the wiring structures through the separation layer. A flatness deterioration of the interposer is minimized and the contact surface between the interposer and under fill resin is enlarged.Type: GrantFiled: May 30, 2022Date of Patent: October 24, 2023Inventor: Junghoon Kang
-
Patent number: 11791255Abstract: A die package and method is disclosed. In one example, the die package includes a die having a first die contact on a first side and a second die contact on a second side opposite the first side, and insulating material laterally adjacent to the die. A metal structure substantially directly contacts the surface of the second die contact, wherein the metal structure is made of the same material as the second die contact. A first pad contact on the first side of the die electrically contacts the first die contact, and a second pad contact on the first side of the die electrically contacts the second die contact via the metal structure. The insulating material electrically insulates the metal structure from the first die contact.Type: GrantFiled: June 27, 2022Date of Patent: October 17, 2023Assignee: Infineon Technologies AGInventor: Petteri Palm
-
Patent number: 11789366Abstract: A method for removing a resist layer including the following steps is provided. A patterned resist layer on a material layer is formed. A stripping solution is applied to the patterned resist layer to dissolve the patterned resist layer without dissolving the material layer, wherein the stripping solution comprises a non-dimethyl sulfoxide solvent and an alkaline compound, the non-dimethyl sulfoxide solvent comprises an aprotic solvent and a protic solvent.Type: GrantFiled: June 1, 2022Date of Patent: October 17, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hung-Jui Kuo, Hui-Jung Tsai, Tai-Min Chang
-
Patent number: 11784141Abstract: A semiconductor package comprises a semiconductor substrate, a first metal layer, an adhesive layer, a second metal layer, a rigid supporting layer, and a plurality of contact pads. A thickness of the semiconductor substrate is equal to or less than 50 microns. A thickness of the rigid supporting layer is larger than the thickness of the semiconductor substrate. A thickness of the second metal layer is larger than a thickness of the first metal layer. A method comprises the steps of providing a device wafer; providing a supporting wafer; attaching the supporting wafer to the device wafer via an adhesive layer; and applying a singulaton process so as to form a plurality of semiconductor packages.Type: GrantFiled: October 5, 2022Date of Patent: October 10, 2023Assignee: ALPHA AND OMEGA SEMICONDUCTOR INTERNATIONAL LPInventors: Jun Lu, Long-Ching Wang, Madhur Bobde, Bo Chen, Shuhua Zhou
-
Patent number: 11784093Abstract: A method for processing electronic die includes providing a substrate having a plurality of electronic die formed as part of the substrate and separated from each other by spaces. The method includes placing the substrate onto a first carrier substrate. The method includes plasma etching the substrate through the spaces to form singulation lines adjacent the plurality of electronic die. The method includes exposing the plurality of electronic die to solvent vapors, such as heated solvent vapors, under reduced pressure to reduce the presence of residual contaminants resulting from the plasma etching step.Type: GrantFiled: December 29, 2020Date of Patent: October 10, 2023Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventor: Gordon M. Grivna
-
Patent number: 11784130Abstract: A package structure and a formation method of a package structure are provided. The method includes forming a recess in a circuit substrate, and the recess has a first sidewall and a second sidewall. The second sidewall is between the first sidewall and a bottommost surface of the circuit substrate, and the second sidewall is steeper than the first sidewall. The method also includes forming a die package, and the die package has a semiconductor die. The method further includes bonding the die package to the circuit substrate through bonding structures such that a portion of the semiconductor die enters the recess of the circuit substrate. In addition, the method includes forming an underfill material to surround the bonding structures and to fill the recess.Type: GrantFiled: August 27, 2021Date of Patent: October 10, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yu-Sheng Lin, Shin-Puu Jeng, Po-Yao Lin, Chin-Hua Wang, Shu-Shen Yeh, Che-Chia Yang
-
Patent number: 11784081Abstract: A micro device transfer apparatus and a micro device transfer method are provided. The micro device transfer apparatus comprises a stage unit including a stage where a target substrate is to be disposed, a plurality of transfer head units disposed above the stage, and a transfer head unit moving part configured to move the plurality of transfer head units, wherein, the transfer head unit comprises a carrier substrate fastening part configured to fasten a carrier substrate where a plurality of micro devices are disposed, a mask unit disposed above the carrier substrate fastening part, the mask unit comprising a mask including an opening part and a shielding part, a light emitting part disposed on the mask unit, and a housing formed around the carrier substrate fastening part, the mask unit, and the light emitting part.Type: GrantFiled: October 29, 2021Date of Patent: October 10, 2023Assignee: Samsung Display Co., Ltd.Inventors: Heung Yeol Na, Kang Won Lee, Yoon Jae Lee
-
Patent number: 11776820Abstract: Embodiments of the application provide a vertical interconnection structure and a manufacturing method thereof, a packaged chip, and a chip packaging method. Conductive pillars are formed on a first surface of a substrate. A first insulated support layer wrapping the conductive pillars is formed on the first surface of the substrate. The conductive pillars are located in the first insulated support layer. An upper surface of the conductive pillar that is away from the substrate is not covered by the first insulated support layer. Then the substrate is removed.Type: GrantFiled: August 27, 2021Date of Patent: October 3, 2023Assignee: HUAWEI TECHNOLOGIES CO., LTD.Inventors: Xiaoyun Wei, Yong Yang, Chaojun Deng
-
Patent number: 11776949Abstract: An IC device includes a first active area extending away from a first endpoint in a first direction, a second active area extending away from a second endpoint in the first direction, a third active area positioned between the first and second active areas, and a gate structure perpendicular to the first through third active areas. The gate structure overlies each of the first and second endpoints and the third active area, and the third active area extends away from the gate structure in a second direction opposite the first direction.Type: GrantFiled: May 9, 2022Date of Patent: October 3, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chien-Ying Chen, Lee-Chung Lu, Li-Chun Tien, Ta-Pen Guo
-
Patent number: 11778842Abstract: A display panel and method of manufacture are described. In an embodiment, a display substrate includes a pixel area and a non-pixel area. An array of subpixels and corresponding array of bottom electrodes are in the pixel area. An array of micro LED devices are bonded to the array of bottom electrodes. One or more top electrode layers are formed in electrical contact with the array of micro LED devices. In one embodiment a redundant pair of micro LED devices are bonded to the array of bottom electrodes. In one embodiment, the array of micro LED devices are imaged to detect irregularities.Type: GrantFiled: May 31, 2022Date of Patent: October 3, 2023Assignee: Apple Inc.Inventors: Andreas Bibl, Kapil V. Sakariya, Charles R. Griggs, James Michael Perkins