Patents Examined by William D. Coleman
-
Patent number: 8829606Abstract: A device includes a semiconductor substrate, and isolation regions extending into the semiconductor substrate. A semiconductor strip is between and contacting the isolation regions. A semiconductor fin overlaps, and is joined to, the semiconductor strip. A ditch extends from a top surface of the isolation regions into the isolation regions, wherein the ditch adjoins the semiconductor fin.Type: GrantFiled: March 15, 2013Date of Patent: September 9, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Mark van Dal
-
Patent number: 8809827Abstract: A mechanism is provided for a thermally assisted magnetoresistive random access memory device (TAS-MRAM). The device includes a magnetic tunnel junction configured to store data, a first multilayer contact structure positioned on one end of the magnetic tunnel junction, and a second multilayer contact structure positioned on an opposite end of the magnetic tunnel junction. The first multilayer contact structure and the second multilayer contact structure each include multiple layers of metals. The multiple layers of metals are structured to inhibit thermal conductivity between the magnetic tunnel junction and surrounding structures, and the multiple layers of metals are structured to electrically conduct electrical current.Type: GrantFiled: March 13, 2013Date of Patent: August 19, 2014Assignee: International Business Machines CorporationInventor: Anthony J. Annunziata
-
Patent number: 8809731Abstract: Moving enclosures for laser equipment are provided. A machine tool installation is disclosed, including (a) a laser cutting head configured to be movable in three dimensions; (b) a workpiece support configured to support a workpiece in operative relationship with the laser cutting head; (c) a skirt configured to surround the laser cutting head on three sides and intercept light that passes from the head and is reflected off of the workpiece or workpiece support; and (d) a protective cover positioned to intercept light that is reflected off of the workpiece or workpiece support and is not intercepted by the skirt. The skirt and protective cover are configured to move laterally with the laser cutting head.Type: GrantFiled: July 23, 2012Date of Patent: August 19, 2014Assignee: Trumpf, Inc.Inventors: Leonid Zeygerman, Christian Zimmermann
-
Patent number: 8803234Abstract: A high voltage (HV) semiconductor device includes: a semiconductor substrate having a first conductivity type; a gate structure disposed over a portion of the semiconductor substrate; a pair of spacers respectively disposed over a sidewall of the gate structure, wherein one of the spacers is a composite spacer comprising a first insulating spacer contacting the gate structure, a dummy gate structure, and a second insulating spacer; a first drift region disposed in a portion of the semiconductor, underlying a portion of the gate structure and one of the pair of spacers, having a second conductivity type opposite to the first conductivity type; and a pair of doping regions, respectively disposed in a portion of the semiconductor substrate on opposite sides of the gate structure, wherein the pair of doping regions include the second conductivity type and one of the doping regions is disposed in the first drift region.Type: GrantFiled: March 18, 2013Date of Patent: August 12, 2014Assignee: Vanguard International Semiconductor CorporationInventors: Chih-Cherng Liao, Yun-Chou Wei, Pi-Kuang Chuang, Ching-Yi Hsu, Chih-Wei Lin, Wen-Chung Chen, Che-Hua Chang, Yung-Lung Chou, Chung-Te Chou, Cheng-Lun Cho, Ya-Han Liang
-
Patent number: 8802554Abstract: A method includes forming a pad on an electronic component. The pad comprises conductive material. The method further includes providing passivation material on a surface of the conductive material and removing passivation material from the surface to expose portions of the conductive material to form a bond pad comprising conductive material and passivation material.Type: GrantFiled: February 13, 2012Date of Patent: August 12, 2014Assignee: Marvell World Trade Ltd.Inventor: Sehat Sutardja
-
Patent number: 8796132Abstract: Disclosed herein is a system and method for mounting semiconductor packages by forming one or more interconnects, optionally, with a wirebonder, and mounting the interconnects to a mounting pad on a target package. Mounting the interconnect may comprise ultrasonically welding the interconnects to the mounting pads, and the interconnect may be mounted via a mounting node on the end of the interconnect, wherein the mounting node may be formed by an electric flame off process. The interconnects may be trimmed to one or more substantially uniform heights, optionally using a laser or contact-type trimming system, and the tails of the interconnects may be supported during trimming. A top package may be bonded on the trimmed ends of the interconnects. During mounting, a support plate may be used to support the package, and a mask maybe used during interconnect mounting.Type: GrantFiled: June 29, 2012Date of Patent: August 5, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ming-Chung Sung, Yung Ching Chen, Chien-Hsun Lee, Chen-Hua Yu, Mirng-Ji Lii
-
Patent number: 8796805Abstract: A method includes forming an opening extending from a back surface of a semiconductor substrate to a metal pad on a front side of the semiconductor substrate, and forming a first conductive layer including a first portion overlapping active image sensors in the semiconductor substrate, a second portion overlapping black reference image sensors in the semiconductor substrate, and a third portion in the opening to contact the metal pad. A second conductive layer is formed over and contacting the first conductive layer. A first patterning step is performed to remove the first and the second portions of the second conductive layer, wherein the first conductive layer is used as an etch stop layer. A second patterning step is performed to remove a portion of the first portion of the first conductive layer. The second and the third portions of the first conductive layer remain after the second patterning step.Type: GrantFiled: September 5, 2012Date of Patent: August 5, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shyh-Fann Ting, Jiech-Fun Lu, Ming-I Wang, Yeur-Luen Tu, Ching-Chun Wang
-
Patent number: 8785822Abstract: A grill comprises a first and a second electrothermal tube respectively connected to an external power supply by a temperature control unit. At least one regional interval between the first and second electrothermal tube is smaller than the other, and the area forms a regional high temperature area. A regional high temperature area of the grill pan is provided by the two electrothermal tubes, and the two electrothermal tubes are respectively controlled.Type: GrantFiled: November 11, 2009Date of Patent: July 22, 2014Assignee: Tsann Kuen (Zhangzhou) Enterprise Co., Ltd.Inventors: Ta Chi Liu, Xiaofei Li
-
Patent number: 8785218Abstract: A solar cell system making method includes steps of making a round P-N junction preform by (a) stacking a P-type silicon layer and a N-type silicon layer on top of each other, and (b) forming a P-N junction near an interface between the P-type silicon layer and the N-type silicon layer; stacking the plurality of P-N junction preforms along a first direction and forming an electrode layer between each adjacent two of the plurality of P-N junction preforms; and forming a first collection electrode on a first of the plurality of P-N junction preforms and forming a second collection electrode on a last of the plurality of P-N junction preforms to form a cylindrical solar cell system. Further, a step of cutting the cylindrical solar cell system can be performed.Type: GrantFiled: August 8, 2012Date of Patent: July 22, 2014Assignees: Tsinghua University, Hon Hai Precision Industry Co., Ltd.Inventors: Yuan-Hao Jin, Qun-Qing Li, Shou-Shan Fan
-
Patent number: 8785243Abstract: A method for manufacturing a thin film transistor array panel according to an exemplary embodiment of the present invention includes, forming a gate electrode, a gate insulating layer, and an oxide semiconductor layer on a substrate, first heat treating the substrate comprising the oxide semiconductor layer, forming a source electrode and a drain electrode on the oxide semiconductor layer, the source and drain electrodes facing each other, and forming a passivation layer on the source electrode and the drain electrode. The first heat treating is performed at more than 1 atmosphere and at most 50 or less atmospheres.Type: GrantFiled: August 6, 2012Date of Patent: July 22, 2014Assignees: Samsung Display Co., Ltd., Industry-Academic Cooperation Foundation Dankook UniversityInventors: Byung Du Ahn, Jun Hyung Lim, Jin Seong Park
-
Patent number: 8772788Abstract: A semiconductor device disclosed in the present application includes: a semiconductor substrate; a first silicon carbide semiconductor layer located on a principal surface of the semiconductor substrate, the first silicon carbide semiconductor layer including a drift region of a first conductivity type, a body region of a second conductivity type, and an impurity region of a first conductivity type; a trench provided in the first silicon carbide semiconductor layer so as to reach inside of the drift region; a second silicon carbide semiconductor layer of the first conductivity type located at least on a side surface of the trench so as to be in contact with the impurity region and the drift region; a gate insulating film; a gate electrode; a first ohmic electrode; and a second ohmic electrode.Type: GrantFiled: April 23, 2012Date of Patent: July 8, 2014Assignee: Panasonic CorporationInventors: Ryo Ikegami, Masao Uchida, Yuki Tomita, Masahiko Niwayama
-
Patent number: 8772165Abstract: A method for manufacturing a semiconductor device, comprising forming a metal gate of a transistor on a substrate by a replacement metal gate process, wherein an insulating layer is formed on the substrate adjacent the metal gate, forming a hard mask on the substrate including the insulating layer and the metal gate, the hard mask including an opening exposing the metal gate, performing a metal pull back process on the substrate to remove a predetermined depth of a top portion of the metal gate, depositing a protective layer on the substrate, including on the hard mask and on top of a remaining portion of the metal gate, and performing chemical mechanical polishing to remove the hard mask and the protective layer, wherein the protective layer formed on top of the remaining portion of the metal gate remains.Type: GrantFiled: July 14, 2011Date of Patent: July 8, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Ju Youn Kim, Jedon Kim
-
Patent number: 8766437Abstract: There is provided an electrode structure to be electrically connected to a connection conductor by being bonded thereto with an anisotropic conductive adhesive mainly composed of a thermosetting resin, the electrode structure including an electrode for connection using an adhesive, the electrode being arranged on a base material, and an organic film serving as an oxidation preventing film configured to cover a surface of the electrode for connection using an adhesive, in which the organic film has a higher decomposition temperature than the maximum temperature of heat treatment to be performed. A wiring body and a connecting structure using an adhesive are also provided.Type: GrantFiled: April 13, 2010Date of Patent: July 1, 2014Assignees: Sumitomo Electric Industries, Ltd., Sumitomo Electric Printed Circuits, Inc.Inventors: Masamichi Yamamoto, Kyouichirou Nakatsugi, Takashi Yamaguchi, Shigeki Kawakami, Michihiro Kimura
-
Patent number: 8748250Abstract: The present invention provides a method for integrating the dual metal gates and the dual gate dielectrics into a CMOS device, comprising: growing an ultra-thin interfacial oxide layer or oxynitride layer by rapid thermal oxidation; forming a high-k gate dielectric layer on the ultra-thin interfacial oxide layer by physical vapor deposition; performing a rapid thermal annealing after the deposition of the high-k; depositing a metal nitride gate by physical vapor deposition; doping the metal nitride gate by ion implantation with P-type dopants for a PMOS device, and with N-type dopants for an NMOS device, with a photoresist layer as a mask; depositing a polysilicon layer and a hard mask by a low pressure CVD process, and then performing photolithography process and etching the hard mask; removing the photoresist, and then etching the polysilicon layer/the metal gate/the high-k dielectric layer sequentially to provide a metal gate stack; forming a first spacer, and performing ion implantation with a low energyType: GrantFiled: February 21, 2011Date of Patent: June 10, 2014Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Qiuxia Xu, Gaobo Xu
-
Patent number: 8748958Abstract: A phase-change random access memory device and a method of manufacturing the same are provided. The method includes providing a semiconductor substrate including a heating electrode, forming an interlayer insulating layer including a preliminary phase-change region on the semiconductor substrate, reducing a diameter of an inlet portion of the preliminary phase-change region to be smaller than that of a bottom portion of the preliminary phase-change region, filling an insulating layer having a void in the preliminary phase-change region using a difference between the diameter of the inlet portion and the diameter of the bottom portion, removing the insulating layer to an interface between the inlet portion and the bottom portion, thereby forming a key hole exposing the heating electrode, and forming a phase-change material layer to be buried in the key hole and the preliminary phase-change region.Type: GrantFiled: March 18, 2013Date of Patent: June 10, 2014Assignee: SK Hynix Inc.Inventors: Hyun Min Lee, Jung Taik Cheong
-
Patent number: 8735285Abstract: An integrated circuit and a method of formation provide a contact area formed at an angled end of at least one linearly extending conductive line. In an embodiment, conductive lines with contact landing pads are formed by patterning lines in a mask material, cutting at least one of the material lines to form an angle relative to the extending direction of the material lines, forming extensions from the angled end faces of the mask material, and patterning an underlying conductor by etching using said material lines and extension as a mask. In another embodiment, at least one conductive line is cut at an angle relative to the extending direction of the conductive line to produce an angled end face, and an electrical contact landing pad is formed in contact with the angled end face.Type: GrantFiled: December 4, 2013Date of Patent: May 27, 2014Assignee: Micron Technology, Inc.Inventors: Gurtej Sandhu, Scott Sills
-
Patent number: 8728938Abstract: The present invention relates to a method for producing a modified surface of a substrate that stimulates the growth of epitaxial layers of group-III nitride semiconductors with substantially improved structural perfection and surface flatness. The modification is conducted outside or inside a growth reactor by exposing the substrate to a gas-product of the reaction between hydrogen chloride (HCl) and aluminum metal (Al). As a single-step or an essential part of the multi-step pretreatment procedure, the modification gains in coherent coordination between the substrate and group-III nitride epitaxial structure to be deposited. Along with epilayer, total epitaxial structure may include buffer inter-layer to accomplish precise substrate-epilayer coordination.Type: GrantFiled: June 26, 2012Date of Patent: May 20, 2014Assignee: Ostendo Technologies, Inc.Inventors: Vladimir Ivantsov, Anna Volkova, Lisa Shapovalov, Alexander Syrkin, Philippe Spiberg, Hussein S. El-Ghoroury
-
Patent number: 8728835Abstract: The present invention relates to a light emitting device (100) comprising at least one light emitting diode (101) and at least one porous ceramic element (102), which ceramic element (102) is arranged to receive light from the light emitting diode(s) (101). The present invention also relates to methods for the manufacture of the light emitting device (100) and of the porous ceramic element (102).Type: GrantFiled: January 9, 2009Date of Patent: May 20, 2014Assignee: Koninklijke Philips N.V.Inventors: Jacobus Gerardus Boerkekamp, Oliver Steigelmann, Henricus Albertus Maria Van Hal, Johannes Francisucs Maria Cillessen
-
Patent number: 8722484Abstract: A method for improving the reliability of a high-k dielectric layer or a high-k dielectric stack by forming an amorphous high-k dielectric layer over an insulating layer, doping the amorphous high-k dielectric layer with nitrogen atoms, and subsequently heating the resulting structure at a temperature greater than or equal to the crystallization temperature of the high-k dielectric material, thereby transforming the high-k dielectric material from an amorphous state to a crystalline state, and causing nitrogen atoms to diffuse into the insulating layer.Type: GrantFiled: January 14, 2008Date of Patent: May 13, 2014Assignee: Tower Semiconductor Ltd.Inventors: Michael Lisiansky, Yakov Roizin, Alexey Heiman, Amos Fenigstein
-
Patent number: 8716045Abstract: Exemplary embodiments provide semiconductor devices including high-quality (i.e., defect free) group III-N nanowires and uniform group III-N nanowire arrays as well as their scalable processes for manufacturing, where the position, orientation, cross-sectional features, length and the crystallinity of each nanowire can be precisely controlled. A pulsed growth mode can be used to fabricate the disclosed group III-N nanowires and/or nanowire arrays providing a uniform length of about 10 nm to about 1000 microns with constant cross-sectional features including an exemplary diameter of about 10-1000 nm. In addition, high-quality GaN substrate structures can be formed by coalescing the plurality of GaN nanowires and/or nanowire arrays to facilitate the fabrication of visible LEDs and lasers. Furthermore, core-shell nanowire/MQW active structures can be formed by a core-shell growth on the nonpolar sidewalls of each nanowire.Type: GrantFiled: March 1, 2013Date of Patent: May 6, 2014Assignee: STC.UNMInventors: Stephen D Hersee, Xin Wang, Xinyu Sun