Patents Examined by Yosef Gebreyesus
-
Patent number: 9640596Abstract: A flexible display panel comprises a display element (100) and a drive unit (50) disposed on a first surface (A) of a flexible base (20) and a supporting substrate (200) disposed on a second surface (B), opposite to the first surface (A), of the flexible base (20). The position of the supporting substrate (200) corresponds to a bonding position (C) of the drive unit (50). The flexible display panel can avoid a bonding alignment deviation caused by a deformation of the flexible display panel during a bonding process.Type: GrantFiled: November 12, 2014Date of Patent: May 2, 2017Assignee: BOE Technology Group Co., Ltd.Inventors: Ming Che Hsieh, Chunyan Xie, Lu Liu
-
Patent number: 9634085Abstract: In an embodiment, a semiconductor device includes a semiconductor substrate having a bulk resistivity ??100 Ohm·cm, a front surface and a rear surface, at least one LDMOS transistor in the semiconductor substrate, and a RESURF structure. The RESURF structure includes a doped buried layer arranged in the semiconductor substrate, spaced at a distance from the front surface and the rear surface, and coupled with at least one of a channel region and a body contact region of the LDMOS transistor.Type: GrantFiled: June 24, 2016Date of Patent: April 25, 2017Assignee: Infineon Technologies AGInventors: Albert Birner, Helmut Brech, Matthias Zigldrum, Michaela Braun, Christian Eckl
-
Patent number: 9634208Abstract: An LED die (26) conformally coated with phosphor (28) is mounted at the base (24) of a shallow, square reflector cup (16). The cup has flat reflective walls (20) that slope upward from its base to its rim at a shallow angle of approximately 33 degrees. A clear encapsulant (30) completely fills the cup to form a smooth flat top surface. Any emissions from the LED die or phosphor at a low angle (48, 50) are totally internally reflected at the flat air-encapsulant interface toward the cup walls. This combined LED/phosphor light is then reflected upward by the walls (20) and out of the package. Since a large percentage of the light emitted by the LED and phosphor is mixed by the TIR and the walls prior to exiting the package, the color and brightness of the reflected light is fairly uniform across the beam. The encapsulant is intentionally designed to enhance TIR to help mix the light.Type: GrantFiled: January 14, 2015Date of Patent: April 25, 2017Assignee: Koninklijke Philips N.V.Inventor: Mark Melvin Butterworth
-
Patent number: 9627247Abstract: Provided is a method of fabricating a semiconductor device, including the following. A first material layer, a second material layer and a mask layer are formed on a substrate. A portion of the second material layer is removed by performing a first etching process with the mask layer as a mask, so as to expose the first material layer and form a first pattern layer and a second pattern layer. A portion of the first material layer is removed by performing a second etching process with the mask layer as a mask, so as to expose a portion of the substrate. A portion of the substrate is removed by performing a third etching process with the mask layer as a mask, so as to form first trenches and second trenches. Sidewalls of the second trenches and a surface of the substrate form at least two different angles.Type: GrantFiled: June 3, 2015Date of Patent: April 18, 2017Assignee: MACRONIX International Co., Ltd.Inventors: Fang-Hao Hsu, Hong-Ji Lee
-
Patent number: 9613977Abstract: A method of manufacturing a semiconductor structure includes forming a stack of alternating layers comprising insulating layers and spacer material layers over a semiconductor substrate, forming a memory opening through the stack, forming an aluminum oxide layer having a horizontal portion at a bottom of the memory opening and a vertical portion at least over a sidewall of the memory opening, where the horizontal portion differs from the vertical portion by at least one of structure or composition, and selectively etching the horizontal portion selective to the vertical portion.Type: GrantFiled: June 24, 2015Date of Patent: April 4, 2017Assignee: SANDISK TECHNOLOGIES LLCInventors: Rahul Sharangpani, Sateesh Koka, Raghuveer S. Makala, Srikanth Ranganathan, Mark Juanitas, Johann Alsmeier
-
Patent number: 9613950Abstract: In a semiconductor device including an IGBT and a diode, an upper-side lifetime control region, which is provided in the drift region within a range located above an intermediate depth of the drift region, is provided in a diode area and is not provided in an IGBT area. A first inter-trench semiconductor region, which is adjacent to a second inter-trench semiconductor region in a diode area, includes a barrier region of an n-type located between the body region and the drift region and a pillar region of the n-type extending from a position being in contact with the upper electrode to a position being in contact with the barrier region. Each of the second inter-trench semiconductor regions in the diode area does not include the pillar region.Type: GrantFiled: July 25, 2016Date of Patent: April 4, 2017Assignee: TOYOTA JIDOSHA KABUSHIKI KAISHAInventor: Shinya Iwasaki
-
Patent number: 9607957Abstract: A semiconductor chip includes a substrate, an electrode pad formed on the substrate, an insulating layer covering the substrate and the electrode pad, and having an opening exposing a portion of a surface of the electrode pad, a first conductive layer formed on the exposed portion of the surface of the electrode pad and extending to a surface of the insulating layer, and a second conductive layer formed on the first conductive layer, covering the first conductive layer in a plan view, and having an outer edge portion which is located further out than an outer edge of the first conductive layer in a plan view. The outer edge portion of the second conductive layer has at least one curved portion. At least one portion of the curved portion is located between the outer edge of the first conductive layer and an outer edge of the second conductive layer in a plan view.Type: GrantFiled: August 12, 2016Date of Patent: March 28, 2017Assignee: ROHM CO., LTD.Inventor: Katsumi Sameshima
-
Patent number: 9607846Abstract: A device includes a crystalline material within an area confined by an insulator. A surface of the crystalline material has a reduced roughness. One example includes obtaining a surface with reduced roughness by using a planarization process configured with a selectivity of the crystalline material to the insulator greater than one. In a preferred embodiment, the planarization process uses a composition including abrasive spherical silica, H2O2 and water. In a preferred embodiment, the area confined by the insulator is an opening in the insulator having an aspect ratio sufficient to trap defects using an ART technique.Type: GrantFiled: March 14, 2016Date of Patent: March 28, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jennifer M. Hydrick, James Fiorenza
-
Patent number: 9608106Abstract: A semiconductor device and a method for forming the same are disclosed. The semiconductor device includes a first junction region formed at the bottom of a vertical pillar, a bit line formed below the first junction region, and an insulation film formed below the bit line. As a result, the 4F2-sized semiconductor device is provided and the bit line is configured in the form of a laminated structure of a conductive layer and a polysilicon layer, so that bit line resistance is reduced. In addition, the semiconductor device reduces ohmic contact resistance by forming silicide between the conductive layer and the polysilicon layer, and includes an insulation film at a position between the semiconductor substrate and the bit line, resulting in reduction of bit line capacitance. Therefore, the sensing margin of the semiconductor device is increased and the data retention time is also increased.Type: GrantFiled: April 8, 2016Date of Patent: March 28, 2017Assignee: SK HYNIX INC.Inventors: Tae Su Jang, Min Soo Yoo
-
Patent number: 9607998Abstract: A semiconductor storage device includes an insulating layer. A ferroelectric capacitor is on the insulating layer and includes a lower electrode, a ferroelectric film, and an upper electrode. An interlayer insulating film is formed on the insulating layer, and has an opening where the ferroelectric capacitor is disposed. A first metal plug is formed in the insulating layer and connected to the lower electrode via the opening. A second metal plug is embedded in the insulating layer outside the ferroelectric capacitor. A hydrogen barrier film covers the ferroelectric capacitor and the interlayer insulating film. An upper surface of the interlayer insulating film is higher than an upper surface of the first metal plug so that a step is therebetween. The lower electrode is formed on the upper surface of the interlayer insulating film, the upper surface of the first metal plug and the step.Type: GrantFiled: May 4, 2016Date of Patent: March 28, 2017Assignee: ROHM CO., LTD.Inventor: Yuichi Nakao
-
Patent number: 9589969Abstract: Semiconductor devices and manufacturing methods of the same are disclosed. The semiconductor device includes a die, a conductive structure, a bonding pad and a passivation layer. The conductive structure is over and electrically connected to the die. The bonding pad is over and electrically connected to the conductive structure. The passivation layer is over the bonding pad, wherein the passivation layer includes a nitride-based layer with a refractive index of about 2.16 to 2.18.Type: GrantFiled: January 15, 2016Date of Patent: March 7, 2017Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Yu-Wei Chang, Austin Hsu, Kung-Wei Lee, Chui-Ya Peng
-
Patent number: 9583428Abstract: Systems and methods are provided for the embedding of thin chips. A well region is generated in a substrate that includes a conductive material disposed on a flexible polymer. The standoff well region can be generated by pattern the conductive material, where the thin chip is embedded in the standoff well region. A cavity can be generated in the polymer layer to form a polymer well region, where the thin chip is embedded in the polymer well region.Type: GrantFiled: September 18, 2015Date of Patent: February 28, 2017Assignee: MC10, Inc.Inventors: Conor Rafferty, Mitul Dalal
-
Patent number: 9580304Abstract: A microelectronic device contains a high performance silicon nitride layer which is stoichiometric within 2 atomic percent, has a low stress of 600 MPa to 1000 MPa, and has a low hydrogen content, less than 5 atomic percent, formed by an LPCVD process. The LPCVD process uses ammonia and dichlorosilane gases in a ratio of 4 to 6, at a pressure of 150 millitorr to 250 millitorr, and at a temperature of 800° C. to 820° C.Type: GrantFiled: May 7, 2015Date of Patent: February 28, 2017Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Nicholas Stephen Dellas
-
Patent number: 9576791Abstract: Semiconductor devices and methods for fabricating semiconductor devices are provided. In one example, a semiconductor device includes a semiconductor structure. An electrically semi-insulating passivation layer overlies the semiconductor structure. An electrically substantially fully insulating passivation layer overlies the electrically semi-insulating passivation layer.Type: GrantFiled: June 1, 2015Date of Patent: February 21, 2017Assignee: GM GLOBAL TECHNOLOGY OPERATIONS LLCInventors: Craig J. Atkinson, Alireza Amirrezvani, Nicole C. Skaggs
-
Patent number: 9570568Abstract: A semiconductor component, which includes a substrate, an interfacial layer disposed on the substrate, a first metal gate structure and a second metal gate structure disposed on the substrate. The first metal gate structure includes a first high-k dielectric layer disposed on the interfacial layer, and a first metal gate layer disposed on the first high-k dielectric layer. The second metal gate structure includes a second high-k dielectric layer disposed on the interfacial layer, a third high-k dielectric layer disposed on the second high-k dielectric layer, and a second metal gate layer disposed on the third high-k dielectric layer.Type: GrantFiled: May 28, 2015Date of Patent: February 14, 2017Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Cheng-Chieh Lai, Kuang-Hsin Chen, Shih-Kai Fan, Yung-Hsien Wu, Yu-Hsun Chen
-
Patent number: 9570629Abstract: The embodiments of the present invention provide a thin film transistor including a gate, an upper active layer, a lower active layer, an upper source, a lower source, an upper drain and a lower drain. The upper active layer and the lower active layer are disposed at an upper side and a lower side of the gate, respectively, the lower source and the lower drain are connected to the lower active layer, respectively, and the upper source and the upper drain are connected to the upper active layer, respectively. The embodiments of the present invention also provide an array substrate including the thin film transistor, a method of fabricating the array substrate, and a display device including the array substrate.Type: GrantFiled: December 4, 2013Date of Patent: February 14, 2017Assignees: BOE TECHNOLOGY GROUP CO., LTD., BEIJING BOE OPTOELECTRONICSInventors: Jiaxiang Zhang, Jian Guo, Xiaohui Jiang
-
Patent number: 9570631Abstract: A Schottky barrier diode element includes an n-type or p-type silicon (Si) substrate, an oxide semiconductor layer, and a Schottky electrode layer, the oxide semiconductor layer including either or both of a polycrystalline oxide that includes gallium (Ga) as the main component and an amorphous oxide that includes gallium (Ga) as the main component.Type: GrantFiled: August 8, 2014Date of Patent: February 14, 2017Assignee: IDEMITSU KOSAN CO., LTD.Inventors: Shigekazu Tomai, Masatoshi Shibata, Emi Kawashima, Koki Yano, Hiromi Hayasaka
-
Patent number: 9565375Abstract: A pixel has a photodiode configured to be sensitive to light. The pixel is arranged to use back side illumination. The pixel has at least one sample and hold capacitor which is arranged on the side of the photodiode remote from a side on which light impinges. The capacitor overlies at least part of the photodiode.Type: GrantFiled: November 3, 2015Date of Patent: February 7, 2017Assignees: STMICROELECTRONICS (GRENOBLE 2) SAS, STMICROELECTRONICS (RESEARCH & DEVELOPMENT) LIMITEDInventors: Jeffrey M. Raynor, Alexandre Balmefrezol, Laurence Stark
-
Patent number: 9564524Abstract: A semiconductor device includes a device region including a compound semiconductor material and a non-device region at least partially surrounding the device region. The semiconductor device further includes a dielectric material in the non-device region and at least one electrode in the device region. The semiconductor device further includes at least one pad electrically coupled to the at least one electrode, wherein the at least one pad is arranged on the dielectric material in the non-device region.Type: GrantFiled: May 28, 2015Date of Patent: February 7, 2017Assignee: Infineon Technologies Austria AGInventors: Gilberto Curatola, Oliver Haeberlen, Simone Lavanga, Gianmauro Pozzovivo, Fabian Reiher
-
Patent number: 9564688Abstract: It is an object to provide a wireless chip which can increase a mechanical strength, and a wireless chip with a high durability. A wireless chip includes a transistor including a field-effect transistor, an antenna including a dielectric layer sandwiched between conductive layers, and a conductive layer connecting the chip and the antenna. Further, a wireless chip includes a transistor including a field-effect transistor, an antenna including a dielectric layer sandwiched between conductive layers, a sensor device, a conductive layer connecting the chip and the antenna, and a conductive layer connecting the chip and the sensor device. Moreover, a wireless chip includes a transistor including a field-effect transistor, an antenna including a dielectric layer sandwiched between conductive layers, a battery, a conductive layer connecting the chip and the antenna, and a conductive layer connecting the chip and the battery.Type: GrantFiled: May 16, 2016Date of Patent: February 7, 2017Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Yukie Suzuki, Yasuyuki Arai, Shunpei Yamazaki