Patents Examined by Zandra Smith
-
Patent number: 9786656Abstract: A fin heterojunction bipolar transistor (fin HBT) and a method of fabricating the fin HBT for integration with a fin complimentary metal-oxide-semiconductor (fin CMOS) into a BiCMOS fin device include forming a sub-collector layer on a substrate. The sub-collector layer includes silicon doped with arsenic (As+). A collector layer and base are patterned as fins along a first direction. An emitter layer is formed on the fins. The emitter layer is a continuous layer of epitaxially grown silicon. An oxide is deposited above the sub-collector layer, the base, and the emitter layer, and at least one contact is formed through the oxide to each of the sub-collector layer, the base, and the emitter layer.Type: GrantFiled: August 19, 2016Date of Patent: October 10, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Brent A. Anderson, Xuefeng Liu, Junli Wang
-
Patent number: 9780229Abstract: An object of an embodiment of the present invention is to provide a semiconductor device including a normally-off oxide semiconductor element whose characteristic variation is small in the long term. A cation containing one or more elements selected from oxygen and halogen is added to an oxide semiconductor layer, thereby suppressing elimination of oxygen, reducing hydrogen, or suppressing movement of hydrogen. Accordingly, carriers in the oxide semiconductor can be reduced and the number of the carriers can be kept constant in the long term. As a result, the semiconductor device including the normally-off oxide semiconductor element whose characteristic variation is small in the long term can be provided.Type: GrantFiled: November 3, 2016Date of Patent: October 3, 2017Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Hideomi Suzawa, Shinya Sasagawa
-
Patent number: 9777366Abstract: A thin film forming method which forms a seed film and an impurity-containing silicon film on a surface of an object to be processed in a processing container configured to be vacuum exhaustible, the thin film forming method includes: performing a first step which forms the seed film formed of a compound of silicon, carbon and nitrogen on the surface of the object by supplying a seed film raw material gas comprising an aminosilane-based gas into the processing container; and performing a second step which forms the impurity-containing silicon film in an amorphous state on the seed film by supplying a silane-based gas and an impurity-containing gas into the processing container.Type: GrantFiled: June 4, 2015Date of Patent: October 3, 2017Assignee: TOKYO ELECTRON LIMITEDInventors: Akinobu Kakimoto, Atsushi Endo, Takahiro Miyahara, Shigeru Nakajima, Satoshi Takagi, Kazumasa Igarashi
-
Patent number: 9778664Abstract: A method is disclosed for implementing a scheme to configure thermal management control for a memory device resident on a memory module for a computing platform. A method is also disclosed for implementing the configured thermal management control. In a run-time environment for a computing platform a temperature is obtained from a thermal sensor monitoring the memory module. The memory module is in a given memory module with thermal sensor configuration that includes the memory device. An approximation of a temperature for the memory device is made based on thermal information associated with the given configuration of the memory module and the obtained temperature. The configured thermal management control for the memory device is implemented based on the approximated temperature. Other implementations and examples are also described in this disclosure.Type: GrantFiled: November 9, 2010Date of Patent: October 3, 2017Assignee: INTEL CORPORATIONInventors: Ishmael Santos, Corinne Hall, Christopher Cox
-
Patent number: 9779964Abstract: The present invention relates to a thermal processing method for wafer. A wafer is placed in an environment filled with a gas mixture comprising oxygen gas and deuterium gas, and a rapid thermal processing process is performed on a surface of the wafer. As a result, a denuded zone is formed on the surface of the wafer, deuterium atoms, which may be released to improve characteristics at an interface of semiconductor devices in a later fabrication process, are held in the wafer, and bulk micro-defects are formed far from the semiconductor devices.Type: GrantFiled: June 30, 2016Date of Patent: October 3, 2017Assignee: ZING SEMICONDUCTOR CORPORATIONInventors: Deyuan Xiao, Richard R. Chang
-
Patent number: 9779919Abstract: To control temperature of a sample in plasma processing with high accuracy while securing an electrostatic chucking force without breakdown of an electrostatic chucking film. When radio-frequency power is time modulated, a high-voltage side Vpp detector detects a first voltage value which is a peak-to-peak voltage value of a radio-frequency voltage applied to a sample stage in a first period of the time modulation having a first amplitude. A low-voltage side Vpp detector detects a second voltage value which is a peak-to-peak voltage value of a radio-frequency voltage applied to the sample stage in a second period having a second amplitude smaller than the first amplitude. Then, an ESC power supply control unit controls output voltages from ESC power supplies based on the first voltage value, the second voltage value and a duty ratio of the time modulation.Type: GrantFiled: December 17, 2015Date of Patent: October 3, 2017Assignee: HITACHI HIGH-TECHNOLOGIES CORPORATIONInventors: Takao Arase, Masahito Mori, Kenetsu Yokogawa, Yuusuke Takegawa, Takamasa Ichino
-
Patent number: 9773694Abstract: A method for manufacturing a bonded wafer, includes: ion-implanting a gas ion such as a hydrogen ion from a surface of a bond wafer, thereby forming an ion-implanted layer; bonding the bond wafer and a base wafer; producing a bonded wafer having a thin-film on the base wafer by delaminating the bond wafer along the ion-implanted layer; and performing an RTA treatment on the bonded wafer in a hydrogen gas-containing atmosphere; wherein a protective film is formed onto the surface of the thin-film in a heat treatment furnace in the course of temperature-falling from the maximum temperature of the RTA treatment before the bonded wafer is taken out from the heat treatment furnace; and then the bonded wafer with the protective film being formed thereon is taken out from the heat treatment furnace, and is then cleaned with a cleaning liquid which can etch the protective film and the thin-film.Type: GrantFiled: February 12, 2015Date of Patent: September 26, 2017Assignee: SHIN-ETSU HANDOTAI CO., LTD.Inventors: Norihiro Kobayashi, Hiroji Aga
-
Patent number: 9773744Abstract: Generally, the subject matter disclosed herein relates to methods for forming modern sophisticated semiconductor devices, and more specifically, methods wherein substantially lead-free solder bumps may be formed above a contact layer of a semiconductor chip. One illustrative method disclosed herein includes forming a solder bump above a metallization layer of a semiconductor device, removing an oxide film from a surface of the solder bump, and, after removing the oxide film, performing a solder bump reflow process in a reducing ambient to reflow the solder bump.Type: GrantFiled: July 12, 2011Date of Patent: September 26, 2017Assignee: GLOBALFOUNDRIES Inc.Inventors: Reiner Willeke, Sören Zenner
-
Patent number: 9773669Abstract: A method of fabricating a nanostructure, which comprises forming an elongated tubular nanostructure, and generating conditions for said tubular nanostructure to unwrap.Type: GrantFiled: September 10, 2015Date of Patent: September 26, 2017Assignee: Ramot at Tel-Aviv University Ltd.Inventors: Fernando Patolsky, Guy Davidi, Alexander Pevzner
-
Patent number: 9773813Abstract: A thin film transistor and a manufacturing method thereof, an array substrate and a manufacturing method thereof, and a display device are disclosed. The manufacturing method of the array substrate includes depositing an amorphous silicon thin film layer on a base substrate; performing a patterning process on the amorphous silicon thin film layer, so as to form a pattern with multiple small pores at a surface of the amorphous silicon thin film layer. With this method, when a laser annealing treatment of amorphous silicon is performed, the molten silicon after melting fills the space of small pores at a surface of the amorphous silicon thin film layer firstly, thereby avoiding forming a protruded grain boundary that is produced because the excess volume of polysilicon is squeezed.Type: GrantFiled: August 16, 2014Date of Patent: September 26, 2017Assignees: BOE Technology Group Co., Ltd., Beijing BOE Optoelectronics Technology Co., Ltd.Inventor: Zhenyu Xie
-
Patent number: 9773938Abstract: An embodiment of the present invention provides a manufacturing method of an amorphous-silicon flat-panel X-ray sensor; the method reduces the number of mask plates to be used, simplifies the production processes, saves production costs, while also improving the product yield. The manufacturing method comprises: on a substrate, after a gate scan line is formed, forming a data line, a TFT switch element and a photosensitive element through one patterning process, wherein on the mask plate used in the patterning process, a region corresponding to a channel of the TFT switch element is semi-transmissive, whereas regions respectively corresponding to the data line, the photosensitive element and the portion of the TFT switch element other than the channel thereof are non-transmissive; thereafter, on the substrate formed with the TFT switch element and the photosensitive element, a passivation layer and a bias line are formed.Type: GrantFiled: October 29, 2012Date of Patent: September 26, 2017Assignee: BEIJING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.Inventors: Shaoying Xu, Zhenyu Xie, Jian Guo, Xu Chen
-
Patent number: 9768016Abstract: Method and devices are disclosed for device manufacture of gallium nitride devices by growing a gallium nitride layer on a silicon substrate using Atomic Layer Deposition (ALD) followed by rapid thermal annealing. Gallium nitride is grown directly on silicon or on a barrier layer of aluminum nitride grown on the silicon substrate. One or both layers are thermally processed by rapid thermal annealing. Preferably the ALD process use a reaction temperature below 550° C. and preferable below 350° C. The rapid thermal annealing step raises the temperature of the coating surface to a temperature ranging from 550 to 1500° C. for less than 12 msec.Type: GrantFiled: June 25, 2014Date of Patent: September 19, 2017Assignee: Ultratech, Inc.Inventors: Andrew M. Hawryluk, Ganesh Sundaram, Ritwik Bhatia
-
Patent number: 9768289Abstract: A uni-terminal transistor device is described. In one embodiment, an n-channel transistor having p-terminal characteristics comprises a first semiconductor layer having a discrete hole level; a second semiconductor layer having a conduction band whose minimum level is lower than that of the first semiconductor layer; a wide bandgap semiconductor barrier layer disposed between the first and the second semiconductor layers; a gate dielectric layer disposed above the first semiconductor layer; and a gate metal layer disposed above the gate dielectric layer and having an effective workfunction selected to position the discrete hole level below the minimum level of the conduction band of the second semiconductor layer for zero bias applied to the gate metal layer and to obtain p-terminal characteristics.Type: GrantFiled: November 30, 2015Date of Patent: September 19, 2017Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTDInventor: Matthias Passlack
-
Patent number: 9768063Abstract: A method for filling vias formed in a dielectric layer with a metal or metal alloy that has a low solubility with copper over copper containing interconnects, wherein the vias are part of a dual damascene structure with trenches and vias is provided. A sealing layer of a first metal or metal alloy that has a low solubility with copper is selectively deposited directly on the copper containing interconnects in at bottoms of the vias, wherein sidewalls of the dielectric layer forming the vias are exposed to the depositing the sealing layer, and wherein the first metal or metal alloy that has a low solubility is selectively deposited to only form a layer on the copper containing interconnects. A via fill of a second metal or metal alloy that has a low solubility with copper is electrolessly deposited over the sealing layer, which fills the vias.Type: GrantFiled: June 30, 2016Date of Patent: September 19, 2017Assignee: Lam Research CorporationInventors: Artur Kolics, Praveen Nalla, Lie Zhao
-
Patent number: 9768032Abstract: A method of forming a pattern including forming a feature layer on a substrate having first and second regions; forming a first guide pattern on the first region, the first guide pattern having openings therein, the openings exposing the feature layer; forming a second guide pattern covering the feature layer exposed through the first guide pattern on the first region and covering the second region; forming a block copolymer layer covering the first guide pattern and the second guide pattern on the first and second regions; phase-separating the block copolymer layer to form first vertical domains and a second vertical domain; removing the first vertical domains on the first region; and etching the first guide pattern and the feature layer using the second vertical domain as an etch mask on the first region to form a feature pattern having holes therein.Type: GrantFiled: March 29, 2016Date of Patent: September 19, 2017Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Seok-han Park
-
Patent number: 9768410Abstract: It is an object to provide a flexible light-emitting device with high reliability in a simple way. Further, it is an object to provide an electronic device or a lighting device each mounted with the light-emitting device. A light-emitting device with high reliability can be obtained with the use of a light-emitting device having the following structure: an element portion including a light-emitting element is interposed between a substrate having flexibility and a light-transmitting property with respect to visible light and a metal substrate; and insulating layers provided over and under the element portion are in contact with each other in the outer periphery of the element portion to seal the element portion. Further, by mounting an electronic device or a lighting device with a light-emitting device having such a structure, an electronic device or a lighting device with high reliability can be obtained.Type: GrantFiled: January 8, 2016Date of Patent: September 19, 2017Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Kaoru Hatano, Masahiro Katayama, Shingo Eguchi, Yoshiaki Oikawa, Ami Nakamura
-
Patent number: 9766489Abstract: A LCD device having a large pixel holding capacitance includes opposedly facing first and second substrates, and liquid crystal between them. The first substrate includes a video signal line, a pixel electrode, a thin film transistor having a first electrode connected to the video signal line and a second electrode connected to the pixel electrode, a first silicon nitride film formed above the second electrode, an organic insulation film above the first silicon nitride film, a capacitance electrode above the organic insulation film, and a second silicon nitride film above the capacitance electrode and below the pixel electrode. A contact hole etched in both the first and second silicon nitride films connects the second electrode and the pixel electrode to each other. A holding capacitance is formed by the pixel electrode, the second silicon nitride film and the capacitance electrode.Type: GrantFiled: January 21, 2016Date of Patent: September 19, 2017Assignees: JAPAN DISPLAY INC., PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD.Inventors: Hideo Tanabe, Masaru Takabatake, Toshiki Kaneko, Atsushi Hasegawa, Hiroko Sehata
-
Patent number: 9761753Abstract: A method for manufacturing a light-emitting device includes providing a soluble member to cover at least one lateral surface of a light-emitting element. The soluble member includes a material soluble in a first solvent. A light-shielding member is provided to cover at least one lateral surface of the soluble member. The light-shielding member includes a light-shielding resin less soluble in the first solvent than the soluble member. The soluble member is removed with the first solvent. A first light-transmissive member is provided in a space formed by removing the soluble member.Type: GrantFiled: January 6, 2017Date of Patent: September 12, 2017Assignee: NICHIA CORPORATIONInventor: Takuya Nakabayashi
-
Patent number: 9758365Abstract: Bulk acoustic wave filters and/or bulk acoustic resonators integrated with CMOS devices, methods of manufacture and design structure are provided. The method includes forming a single crystalline beam from a silicon layer on an insulator. The method further includes providing a coating of insulator material over the single crystalline beam. The method further includes forming a via through the insulator material exposing a wafer underlying the insulator. The insulator material remains over the single crystalline beam. The method further includes providing a sacrificial material in the via and over the insulator material. The method further includes providing a lid on the sacrificial material. The method further includes venting, through the lid, the sacrificial material and a portion of the wafer under the single crystalline beam to form an upper cavity above the single crystalline beam and a lower cavity in the wafer, below the single crystalline beam.Type: GrantFiled: August 10, 2015Date of Patent: September 12, 2017Assignee: GLOBALFOUNDRIES INC.Inventors: David L. Harame, Anthony K. Stamper
-
Patent number: 9761508Abstract: Composite heat sink structures and methods of fabrication are provided, with the composite heat sink structures including: a thermally conductive base having a main heat transfer surface to couple to, for instance, at least one electronic component to be cooled; a compressible, continuous sealing member; and a sealing member retainer compressing the compressible, continuous sealing member against the thermally conductive base; and an in situ molded member. The in situ molded member is molded over and affixed to the thermally conductive base, and is molded over and secures in place the sealing member retainer. A coolant-carrying compartment resides between the thermally conductive base and the in situ molded member, and a coolant inlet and outlet are provided in fluid communication with the coolant-carrying compartment to facilitate liquid coolant flow through the compartment.Type: GrantFiled: August 18, 2015Date of Patent: September 12, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Levi A. Campbell, Milnes P. David, Dustin W. Demetriou, Michael J. Ellsworth, Jr., Roger R. Schmidt, Robert E. Simons