Patents by Inventor Chao Zhao

Chao Zhao has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 9224589
    Abstract: A method for eliminating contact bridge in a contact hole process is disclosed, wherein a cleaning menu comprising a multi-step adaptive protective thin film deposition process is provided, so that a stack adaptive protective thin film is formed on the sidewall of the chamber of the HDP CVD equipment. The stack adaptive protective thin film has good adhesivity, compactness and uniformity to protect the sidewall of the chamber of the HDP CVD equipment from being damaged by the plasma, and avoid the generation of defect particles, thereby improving the HDP CVD technical yield and eliminating the contact bridge phenomenon in the contact hole process.
    Type: Grant
    Filed: November 28, 2011
    Date of Patent: December 29, 2015
    Assignee: The Institute of Microelectronics Chinese Academy of Science
    Inventors: Guilei Wang, Junfeng Li, Chao Zhao
  • Patent number: 9223374
    Abstract: A power sourcing equipment (PSE) chip controls a powering channel of the PSE chip according to a value stored in a first register; the PSE chip changes, in response to a second instruction, the value stored in the first register into a calculated value, where the second instruction includes a second slave address and a second data byte, the second slave address is a virtual address of a virtual powering group, and the calculated value is a result obtained by calculation according to the second data byte and a channel indication value that is of the virtual powering group and stored in the PSE chip. Information indicating whether a powering channel is added to a virtual powering group is stored in a PSE chip, so that powering channels added to a virtual powering group can be controlled at a time.
    Type: Grant
    Filed: March 31, 2015
    Date of Patent: December 29, 2015
    Assignee: Huawei Technologies Co., Ltd.
    Inventors: Yan Zhuang, Chao Zhao, Shiyong Fu, Rui Hua
  • Publication number: 20150351020
    Abstract: The present invention provides a D2D communication method, a terminal, and a network device. The method includes: acquiring, by a first terminal, network information, where the network information includes a system message sent by a network device and/or a cell coverage result; determining, by the first terminal according to the network information, whether to enable D2D communication for autonomously discovering a second terminal; and if the first terminal determines to enable the D2D communication, discovering, by the first terminal, the second terminal autonomously, and performing the D2D communication with the second terminal directly.
    Type: Application
    Filed: August 7, 2015
    Publication date: December 3, 2015
    Inventors: Bo Lin, Chao Zhao
  • Patent number: 9202890
    Abstract: A method for manufacturing a dummy gate in a gate-last process is provided. The method includes: providing a semiconductor substrate; growing a gate oxide layer on the semiconductor substrate; depositing bottom-layer amorphous silicon on the gate oxide layer; depositing an ONO structured hard mask on the bottom-layer amorphous silicon; depositing top-layer amorphous silicon on the ONO structured hard mask; depositing a hard mask layer on the top-layer amorphous silicon; forming photoresist lines having a width ranging from 32 nm to 45 nm on the hard mask layer; and etching the hard mask layer, the top-layer amorphous silicon, the ONO structured hard mask and the bottom-layer amorphous silicon in accordance with the photoresist lines, and removing the photoresist lines, the hard mask layer and the top-layer ?-Si. Correspondingly, a dummy gate in a gate-last process is also provided.
    Type: Grant
    Filed: December 12, 2012
    Date of Patent: December 1, 2015
    Assignee: INSTITUTE OF MICROELECTRONICS, CHINESE ACADEMY OF SCIENCES
    Inventors: Chunlong Li, Junfeng Li, Jiang Yan, Chao Zhao
  • Publication number: 20150332973
    Abstract: The present invention provides a method for manufacturing a semiconductor structure, which comprises: a) forming gate lines extending in a direction on a substrate; b) forming a photoresist layer that covers the semiconductor structure; patterning the photoresist layer to form openings across the gate lines; c) narrowing the openings by forming a self-assembly copolymer inside the openings; and d) cutting the gate lines via the openings to make the gate lines insulated at the openings. Through forming an additional layer on the inner wall of the openings of the photoresist layer, the method for manufacturing a semiconductor structure provided by the present invention manages to reduce the distance between the two opposite walls of the openings in the direction of gate width, namely, the method manages to reduce the distance between the ends of electrically isolated gates located on the same line where it is unnecessary to manufacture a cut mask whose lines are extremely fine.
    Type: Application
    Filed: July 26, 2013
    Publication date: November 19, 2015
    Inventors: Huicai ZHONG, Qingqing LIANG, Da YANG, Chao ZHAO
  • Publication number: 20150325452
    Abstract: A planarization process, the process including performing first sputtering on a material layer, with an area of the material layer which has a relatively low loading condition for sputtering shielded by a first shielding layer, removing the first shielding layer, and performing second sputtering on the material layer to planarize the material layer.
    Type: Application
    Filed: December 20, 2012
    Publication date: November 12, 2015
    Inventors: Huilong ZHU, Jun LUO, Chunlong LI, Jian DENG, Chao ZHAO
  • Publication number: 20150325662
    Abstract: A method for manufacturing a semiconductor device, comprising: forming a gate trench on a substrate; forming a gate dielectric layer and a metal gate layer thereon in the gate trench; forming a first tungsten (W) layer on a surface of the metal gate layer, and forming a tungsten nitride (WN) blocking layer by injecting nitrogen (N) ions; and filling with W through an atomic layer deposition (ALD) process. The blocking layer prevents ions in the precursors from aggregating on an interface and penetrating into the metal gate layer and the gate dielectric layer. At the same time, adhesion of W is enhanced, a process window of W during planarization is increased, reliability of the device is improved and the gate resistance is further reduced.
    Type: Application
    Filed: April 28, 2015
    Publication date: November 12, 2015
    Inventors: Guilei WANG, Junfeng LI, Jinbiao LIU, Chao ZHAO
  • Publication number: 20150318356
    Abstract: A method and an arrangement for reducing a contact resistance of a two-dimensional crystal material are provided. An example method may include forming a contact material layer on a two-dimensional crystal material layer; performing ion implantation; and performing thermal annealing.
    Type: Application
    Filed: March 18, 2014
    Publication date: November 5, 2015
    Inventors: Kunpeng JIA, Yajuan SU, Huilong ZHU, Chao ZHAO
  • Publication number: 20150311319
    Abstract: One embodiment of present invention provides a method for manufacturing a semiconductor structure, which comprises: forming a gate stack on a semiconductor substrate and removing parts of the substrates situated on two sides of the gate stack; forming sidewall spacers on sidewalls of the gate stack and on sidewalls of the part of the substrate under the gate stack; forming doped regions in parts of the substrate on two sides of the gate stack, and forming a first dielectric layer to cover the entire semiconductor structure; selectively removing parts of the gate stack and parts of the first dielectric layer to form a channel region opening and source/drain region openings; forming a high K dielectric layer on sidewalls of the channel region opening; and implementing epitaxy process to form a continuous fin structure that spans across the channel region opening and the source/drain region openings.
    Type: Application
    Filed: August 17, 2012
    Publication date: October 29, 2015
    Applicant: Institute of Microelectronics, Chinese Academy of Sciences
    Inventors: Qingqing Liang, Huicai Zhong, Huilong Zhu, Chao Zhao, Tianchun Ye
  • Publication number: 20150293572
    Abstract: A power sourcing equipment (PSE) chip controls a powering channel of the PSE chip according to a value stored in a first register; the PSE chip changes, in response to a second instruction, the value stored in the first register into a calculated value, where the second instruction includes a second slave address and a second data byte, the second slave address is a virtual address of a virtual powering group, and the calculated value is a result obtained by calculation according to the second data byte and a channel indication value that is of the virtual powering group and stored in the PSE chip. Information indicating whether a powering channel is added to a virtual powering group is stored in a PSE chip, so that powering channels added to a virtual powering group can be controlled at a time.
    Type: Application
    Filed: March 31, 2015
    Publication date: October 15, 2015
    Inventors: Yan Zhuang, Chao Zhao, Shiyong Fu, Rui Hua
  • Publication number: 20150287606
    Abstract: A method of depositing a tungsten (W) layer is disclosed. In one aspect, the method includes depositing a SiH4 base W film on a surface of a substrate to preprocess the surface. The method includes depositing a B2H6 base W layer on the preprocessed surface. The SiH4 base W film may be several atom layers thick. The film and base W layer may be deposited in a single ALD process, include reactive gas soak, reactive gas introduction, and main deposition operations. Forming the film may include introducing SiH4 gas into a reactive cavity during the gas soak operation, and introducing SiH4 and WF6 gas into the cavity during the gas introduction operation. The SiH4 and WF6 gases may be alternately introduced, for a number of cycles depending on the thickness of the tungsten layer to be deposited.
    Type: Application
    Filed: June 19, 2015
    Publication date: October 8, 2015
    Inventors: Qiang Xu, Chao Zhao, Jun Luo, Guilei Wang, Tao Yang, Junfeng Li
  • Publication number: 20150279745
    Abstract: There is disclosed a method for manufacturing a semiconductor device comprising two opposite types of MOSFETs formed on one semiconductor substrate, the method comprising: forming a portion of the MOSFET on the semiconductor substrate, said portion of said MOSFET comprising source/drains regions located in the semiconductor substrate, a dummy gate stack located between the source/drain region and above the semiconductor substrate and a gate spacer surrounding the dummy gate stack; removing the dummy gate stack of said MOSFET to form a gate opening which exposes the surface of the semiconductor substrate; forming an interfacial oxide layer on the exposed surface of the semiconductor structure; forming a high-K gate dielectric on the interfacial oxide layer within the gate opening; forming a first metal gate layer on the high-K gate dielectric; implanting doping ions in the first metal gate layer; forming a second metal gate layer on the first metal gate layer to fill up the gate opening; and annealing to diffu
    Type: Application
    Filed: December 7, 2012
    Publication date: October 1, 2015
    Inventors: Qiuxia Xu, Huilong Zhu, Gaobo Xu, Huajie Zhou, Qingqing Liang, Dapeng Chen, Chao Zhao
  • Publication number: 20150262883
    Abstract: A planarization process is disclosed. The method includes forming a trench in an area of a material layer which has a relatively high loading condition for sputtering. The method further includes sputtering the material layer to make the material layer flat.
    Type: Application
    Filed: May 27, 2015
    Publication date: September 17, 2015
    Inventors: Huilong Zhu, Jun Luo, Chunlong Li, Jian Deng, Chao Zhao
  • Publication number: 20150264615
    Abstract: A data transmission control method, apparatus and system are provided. A radio communication node receives a data packet sent by a base station, where the data packet is generated by using a Packet Data Convergence Protocol protocol data unit PDCP PDU of the base station. The radio communication node acquires the PDCP PDU, which is used as a Radio Link Control service data unit RLC SDU, in the data packet. The radio communication node sends data generated by using the RLC SDU to a user equipment, where a user plane connection is established between the radio communication node and the user equipment, and a control plane connection is established between the base station and the user equipment.
    Type: Application
    Filed: May 29, 2015
    Publication date: September 17, 2015
    Inventors: Chao Zhao, Bo Lin, Tao Zhang
  • Patent number: 9136160
    Abstract: A solid hole array and a method for forming the same are disclosed. The solid hold array may comprise: substrate with a via; a top hole array base formed on a top surface of the substrate and a bottom hole array base formed on a bottom surface of the substrate, wherein a front hole is located in the top hole array base at a place corresponding to the via; and top protection layer formed on a surface and sidewalls of the top hole array base and a bottom protection layer formed on a surface of the bottom hole array base, wherein a rear window is located in the bottom hole array base and the bottom protection layer at a place corresponding to the via.
    Type: Grant
    Filed: July 31, 2012
    Date of Patent: September 15, 2015
    Assignee: INSTITUTE OF MICROELECTRONICS, CHINESE ACADEMY OF SCIENCES
    Inventors: Lijun Dong, Chao Zhao
  • Publication number: 20150249719
    Abstract: The application provides a method and a device for pushing information and relates to internet technologies. The method includes: receiving an access request sent by a client, wherein the access request carries information of the client; obtaining dimensions of at least one category of the client according to the information of the client, combining the dimensions of at least one category of the client dimensionally, and obtaining at least one dimension combination of the client; calculating a hash value of each dimension combination of the client, searching for push information matching the hash value, and returning the push information searched out to the client. In the application, by initiatively pushing information to the client through dimensions of multiple categories of the client, the pushed information better meets the needs of the client, thereby improving experience of a user browsing a microblog channel.
    Type: Application
    Filed: July 25, 2013
    Publication date: September 3, 2015
    Inventors: Ping Wen, Chao Zhao, Yanping Gao, Yuqiang Chu, He Zou
  • Publication number: 20150243654
    Abstract: The present invention provides a method for manufacturing a semiconductor structure, which comprises: a) forming gate lines extending along one direction on a substrate; b) forming a photoresist layer that covers the semiconductor structure; patterning the photoresist layer to form openings that span over the gate lines: c) implanting ions into the gate lines, such that the gate lines are insulated at the openings. The present invention enables the gate lines to maintain complete shape at formation of electrically isolated gates, which will not cause defects that exist in the prior art when forming a dielectric layers at subsequent steps, thereby guaranteeing performance of semiconductor devices. Additionally, the present invention further provides a semiconductor structure manufactured according to the method provided by the present invention.
    Type: Application
    Filed: September 17, 2012
    Publication date: August 27, 2015
    Applicant: Institute of Microelectronics, Chinese Academy of Sciences
    Inventors: Huicai Zhong, Qingqing Liang, Chao Zhao
  • Publication number: 20150236134
    Abstract: A method of manufacturing a FinFET semiconductor device is provided, wherein the semiconductor fins are formed in a parallel arrangement which intersects the gates arranged in parallel. The polycrystalline silicon layer is deposited and then converted into a single crystal silicon layer such that the single crystal silicon layer and the semiconductor fins are integrated in essence, i.e., the source/drain region in the semiconductor fins is raised and the top area of the semiconductor fins is extended. Subsequently, the single crystal silicon layer above the top of the semiconductor fins is converted into a metal silicide so as to form a source/drain region contact. The source/drain region contact in the present invention has a larger area than that in a conventional FinFET, which decreases the contact resistance and facilitates the formation of a self-aligned metal plug in the follow-up process.
    Type: Application
    Filed: July 18, 2012
    Publication date: August 20, 2015
    Applicant: INSTITUTE OF MICROELECTRONICS, CHINESE ACADEMY OF SCIENCES
    Inventors: Huicai Zhong, Qingqing Liang, Chao Zhao
  • Patent number: 9111863
    Abstract: A method for manufacturing a dummy gate in a gate-last process and a dummy gate in a gate-last process are provided. The method includes: providing a semiconductor substrate; growing a gate oxide layer on the semiconductor substrate; depositing bottom-layer amorphous silicon on the gate oxide layer; depositing an ONO structured hard mask on the bottom-layer amorphous silicon; depositing top-layer amorphous silicon on the ONO structured hard mask; depositing a hard mask layer on the top-layer amorphous silicon, and trimming the hard mask layer so that the trimmed hard mask layer has a width less than or equal to 22 nm; and etching the top-layer amorphous silicon, the ONO structured hard mask and the bottom-layer amorphous silicon in accordance with the trimmed hard mask layer, and removing the hard mask layer and the top-layer amorphous silicon.
    Type: Grant
    Filed: December 12, 2012
    Date of Patent: August 18, 2015
    Assignee: INSTITUTE OF MICROELECTRONICS, CHINESE ACADEMY OF SCIENCES
    Inventors: Chunlong Li, Junfeng Li, Jiang Yan, Chao Zhao
  • Publication number: 20150228735
    Abstract: The present invention provides a method for manufacturing a semiconductor device, which comprises: providing an SOI substrate, which comprises a base layer, an insulating layer located on the base layer and a active layer located on the insulating layer; forming a gate stack on the SOI substrate; etching the active layer, the insulating layer and a part of the base layer of the SOI substrate with the gate stack as a mask, so as to form trenches on both sides of the gate stack; forming a crystal dielectric layer within the trenches, wherein the upper surface of the crystal dielectric layer is lower than the upper surface of the insulating layer and not lower than the lower surface of the insulating layer; and forming source/drain regions on the crystal dielectric layer. The present invention further provides a semiconductor device.
    Type: Application
    Filed: September 17, 2012
    Publication date: August 13, 2015
    Inventors: Huicai Zhong, Chao Zhao, Qingqing Liang