Patents by Inventor Chia-Sheng Lin
Chia-Sheng Lin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20170040372Abstract: This present invention provides a method of manufacturing a chip scale sensing chip package, comprising the steps of: providing a sensing device wafer having a first top surface and a first bottom surface opposite to each other, whereby the sensing device wafer comprises a plurality of chip areas, and each of the chip areas comprising a sensing device and a plurality of conductive pads adjacent to the sensing chip nearby the first top surface; providing a cap wafer having a second top surface and a second bottom surface opposite to each other, and bonding the second surface of the cap wafer to the first top surface of the sensing device wafer by sandwiching a first adhesive layer therebetween; providing a temporary carrier substrate, and bonding the temporary carrier substrate to the second top surface of the cap wafer by sandwiching a second adhesive layer therebetween; forming a wiring layer connecting to each of the conductive pads on the first bottom surface of the sensing device wafer; providing a firstType: ApplicationFiled: August 2, 2016Publication date: February 9, 2017Inventors: Yen-Shih HO, Tsang-Yu LIU, Chia-Sheng LIN, Chia-Ming CHENG
-
Publication number: 20160350990Abstract: A lock is provided, including: a main body, including a locking mechanism which is movable; a mechanical driving mechanism, for being operated to dismiss the locking mechanism from a locked state; an electronic unit, disposed on the main body for receiving an unlocking signal from an electronic device, the electronic unit including an electronic driving mechanism; wherein when the electronic unit receives the unlocking signal, the electronic driving mechanism dismisses the locking mechanism from the locked state. An electronic lock assembly is further provided, including the lock mentioned above, the electronic lock assembly further including an electronic device, the electronic device including a signal sending device which is capable of sending the unlocking signal.Type: ApplicationFiled: May 25, 2016Publication date: December 1, 2016Inventor: CHIA-SHENG LIN
-
Patent number: 9450015Abstract: A manufacturing method of a semiconductor structure includes the following steps. A patterned photoresist layer is formed on a wafer of the wafer structure. The wafer is etched, such that channels are formed in the wafer, and a protection layer of the wafer structure is exposed through the channels. The protection layer is etched, such that openings aligned with the channels are formed in the protection layer. Landing pads in the protection layer are respectively exposed through the openings and the channels, and the caliber of each of the openings is gradually increased toward the corresponding channel. Side surfaces of the wafer surrounding the channels are etched, such that the channels are expanded to respectively form hollow regions. The caliber of the hollow region is gradually decreased toward the opening, and the caliber of the opening is smaller than that of the hollow region.Type: GrantFiled: March 31, 2016Date of Patent: September 20, 2016Assignee: XINTEC INC.Inventors: Wei-Ming Chien, Chia-Sheng Lin, Tsang-Yu Liu, Yen-Shih Ho
-
Patent number: 9436228Abstract: A fixing mechanism with quick-releasing function for assembling a cover with a base includes a buckling component and an actuating component. The buckling component includes a main body, a first wedging portion, a hooking portion and a pushing portion. The first wedging portion is disposed on a hole on the main body. The hooking portion and the pushing portion are disposed on the main body and respectively protrude from the main body at different directions. The actuating component includes a shaft body and a second wedging portion. The hooking portion is engaged with a constraining portion of the base to constrain a movement between the base and the cover while the buckling component is in the first position. The pushing portion pushes the constraining portion to separate the base and the cover while the buckling component is in the second position.Type: GrantFiled: May 11, 2015Date of Patent: September 6, 2016Assignee: Wistron CorporationInventors: Yuanqing Liu, Hsing-Min Chang, Yuanlin Chen, Shin-Yi Hsieh, Chia-Sheng Lin
-
Patent number: 9406590Abstract: A chip package is provided. The chip package comprises a semiconductor chip, an isolation layer, a redistributing metal layer, and a bonding pad. The semiconductor chip has a first conducting pad disposed on a lower surface, and a first hole corresponding to the first conducting pad. The first hole and the isolation layer extend from an upper surface to the lower surface to expose the first conducting pad. The redistributing metal layer is disposed on the isolation layer and has a redistributing metal line corresponding to the first conducting pad, the redistributing metal line is connected to the first conducting pad through the opening. The bonding pad is disposed on the isolation layer and one side of the semiconductor chip, wherein the redistributing metal line extends to the bonding pad to electrically connect the first conducting pad to the bonding pad. A method thereof is also provided.Type: GrantFiled: April 17, 2014Date of Patent: August 2, 2016Assignee: XINTEC INC.Inventors: Chia-Sheng Lin, Yen-Shih Ho, Tsang-Yu Liu
-
Publication number: 20160218140Abstract: A manufacturing method of a semiconductor structure includes the following steps. A patterned photoresist layer is formed on a wafer of the wafer structure. The wafer is etched, such that channels are formed in the wafer, and a protection layer of the wafer structure is exposed through the channels. The protection layer is etched, such that openings aligned with the channels are formed in the protection layer. Landing pads in the protection layer are respectively exposed through the openings and the channels, and the caliber of each of the openings is gradually increased toward the corresponding channel. Side surfaces of the wafer surrounding the channels are etched, such that the channels are expanded to respectively form hollow regions. The caliber of the hollow region is gradually decreased toward the opening, and the caliber of the opening is smaller than that of the hollow region.Type: ApplicationFiled: March 31, 2016Publication date: July 28, 2016Inventors: Wei-Ming CHIEN, Chia-Sheng LIN, Tsang-Yu LIU, Yen-Shih HO
-
Publication number: 20160179144Abstract: A fixing mechanism with quick-releasing function for assembling a cover with a base includes a buckling component and an actuating component. The buckling component includes a main body, a first wedging portion, a hooking portion and a pushing portion. The first wedging portion is disposed on a hole on the main body. The hooking portion and the pushing portion are disposed on the main body and respectively protrude from the main body at different directions. The actuating component includes a shaft body and a second wedging portion. The hooking portion is engaged with a constraining portion of the base to constrain a movement between the base and the cover while the buckling component is in the first position. The pushing portion pushes the constraining portion to separate the base and the cover while the buckling component is in the second position.Type: ApplicationFiled: May 11, 2015Publication date: June 23, 2016Inventors: Yuanqing Liu, Hsing-Min Chang, Yuanlin Chen, Shin-Yi Hsieh, Chia-Sheng Lin
-
Patent number: 9362134Abstract: A fabrication method of a chip package includes the following steps. A wafer structure having a wafer and a protection layer is provided. The first opening of the wafer is aligned with and communicated with the second opening of the protection layer. A first insulating layer having a first thickness is formed on a conductive pad exposed from the second opening, and a second insulating layer having a second thickness is formed on a first sidewall of the protection layer surrounding the second opening and a second sidewall of the wafer surrounding the first opening. The first and second insulating layers are etched, such that the first insulating layer is completely removed, and the second thickness of the second insulating layer is reduced.Type: GrantFiled: August 21, 2014Date of Patent: June 7, 2016Assignee: XINTEC INC.Inventor: Chia-Sheng Lin
-
Patent number: 9331256Abstract: A manufacturing method of a semiconductor structure includes the following steps. A patterned photoresist layer is formed on a wafer of the wafer structure. The wafer is etched, such that channels are formed in the wafer, and a protection layer of the wafer structure is exposed through the channels. The protection layer is etched, such that openings aligned with the channels are formed in the protection layer. Landing pads in the protection layer are respectively exposed through the openings and the channels, and the caliber of each of the openings is gradually increased toward the corresponding channel. Side surfaces of the wafer surrounding the channels are etched, such that the channels are expanded to respectively form hollow regions. The caliber of the hollow region is gradually decreased toward the opening, and the caliber of the opening is smaller than that of the hollow region.Type: GrantFiled: August 20, 2014Date of Patent: May 3, 2016Assignee: XINTEC INC.Inventors: Wei-Ming Chien, Chia-Sheng Lin, Tsang-Yu Liu, Yen-Shih Ho
-
Patent number: 9318461Abstract: A wafer level array of chips is provided. The wafer level array of chips comprises a semiconductor wafer, and a least one extending-line protection. The semiconductor wafer has at least two chips, which are arranged adjacent to each other, and a carrier layer. Each chip has an upper surface and a lower surface, and comprises at least one device. The device is disposed upon the upper surface, covered by the carrier layer. The extending-line protection is disposed under the carrier layer and between those two chips. The thickness of the extending-line protection is less than that of the chip. Wherein the extending-line protection has at least one extending-line therein. In addition, a chip package fabricated by the wafer level array of chips, and a method thereof are also provided.Type: GrantFiled: April 17, 2014Date of Patent: April 19, 2016Assignee: XINTEC INC.Inventors: Chun-Wei Chang, Kuei-Wei Chen, Chia-Ming Cheng, Chia-Sheng Lin, Chien-Hui Chen, Tsang-Yu Liu
-
Patent number: 9305842Abstract: A chip package and a fabrication method thereof are provided. The chip package includes a semiconductor substrate, having a first surface and an opposing second surface. A spacer is disposed under the second surface of the semiconductor substrate and a cover plate is disposed under the spacer. A recessed portion is formed adjacent to a sidewall of the semiconductor substrate, extending from the first surface of the semiconductor substrate to at least the spacer. Then, a protection layer is disposed over the first surface of the semiconductor substrate and in the recessed portion.Type: GrantFiled: January 8, 2015Date of Patent: April 5, 2016Assignee: XINTEC INC.Inventors: Chia-Sheng Lin, Po-Han Lee
-
Patent number: 9293394Abstract: An embodiment of the invention provides a chip package which includes a substrate having a first surface and a second surface; a conducting pad structure located on the first surface; a dielectric layer located on the first surface of the substrate and the conducting pad structure, wherein the dielectric layer has an opening exposing a portion of the conducting pad structure; and a cap layer located on the dielectric layer and filled into the opening.Type: GrantFiled: April 23, 2014Date of Patent: March 22, 2016Assignee: XINTEC INC.Inventors: Bai-Yao Lou, Tsang-Yu Liu, Chia-Sheng Lin, Tzu-Hsiang Hung
-
Patent number: 9281856Abstract: A support base for an electronic device includes a base, a trigger mechanism and an operating mechanism. The base includes a limit rib. The trigger mechanism includes a trigger member and a swing member. The trigger member is movably disposed on the base and therefore has an untriggered position and a triggered position. The swing member is pivoted on the trigger member and therefore has a pressed position and a room-making position. The operating mechanism is movably disposed on the base and therefore has a first operating position and a second operating position. The operating mechanism has an operating end and a moving end opposite to each other. The moving end corresponds to the swing member and is used for rotating relative to the operating end. When the operating mechanism is at the first operating position, the moving end of the operating mechanism is hooked at the limit rib.Type: GrantFiled: May 21, 2014Date of Patent: March 8, 2016Assignee: WISTRON CORP.Inventors: Ping-Sheng Yeh, Cheng-Tang Chang, Shin-Yi Hsieh, Chia-Sheng Lin
-
Publication number: 20160049436Abstract: A method of manufacturing chip package includes providing a semiconductor substrate having at least a photo diode and an interconnection layer. The interconnection layer is disposed on an upper surface of the semiconductor substrate and above the photo diode and electrically connected to the photo diode. At least a redistribution circuit is formed on the interconnection layer. The redistribution circuit is electrically connected to the interconnection layer. A packaging layer is formed on the redistribution circuit. Subsequently, a carrier substrate is attached to the packaging layer. A colour filter is formed on a lower surface of the semiconductor substrate. A micro-lens module is formed under the colour filter. The carrier substrate is removed.Type: ApplicationFiled: August 5, 2015Publication date: February 18, 2016Inventors: Po-Shen LIN, Chia-Sheng LIN, Yi-Ming CHANG
-
Patent number: 9206627Abstract: An engagement structure for a cable head includes a main body and a release mechanism. The main body has movable positioners disposed thereon. When the cable head is inserted in the main body, the positioners are temporarily pushed away and moved back by an elastic mechanism to block the cable head from removing from the main body. For removing the cable head, a release mechanism is configured for pushing the positioners away. Thus, user can remove the cable head by operating the release mechanism. Therefore, operation of the engagement structure is simplified for user.Type: GrantFiled: August 10, 2014Date of Patent: December 8, 2015Assignee: LINTEX CO., LTD.Inventor: Chia-Sheng Lin
-
Publication number: 20150340330Abstract: A manufacturing method of a semiconductor structure includes the following steps. A first isolation layer is formed on a first surface of a wafer substrate. A conductive pad is formed on the first isolation layer. A hollow region through the first surface and a second surface of the wafer substrate is formed, such that the first isolation layer is exposed through the hollow region. A laser etching treatment is performed on the first isolation layer that is exposed through the hollow region, such that a first opening is formed in the first isolation layer, and a concave portion exposed through the first opening is formed in the conductive pad.Type: ApplicationFiled: May 18, 2015Publication date: November 26, 2015Inventors: Geng-Peng PAN, Yi-Ming CHANG, Chia-Sheng LIN
-
Patent number: 9196571Abstract: A chip device package and a fabrication method thereof are provided. The chip device package includes a semiconductor substrate having a first surface and an opposing second surface. A recessed portion is disposed adjacent to a sidewall of the semiconductor substrate, extending from the first surface of the semiconductor substrate to at least the second surface of the semiconductor substrate. A protection layer is disposed over the first surface of the semiconductor substrate and in the recessed portion. A through hole is disposed on the first surface of the semiconductor substrate. A buffer material that is different from the material of the protection layer is disposed in the through hole and covered by the protection layer.Type: GrantFiled: January 8, 2015Date of Patent: November 24, 2015Assignee: XINTEC INC.Inventors: Chia-Sheng Lin, Po-Han Lee
-
Patent number: 9196754Abstract: A chip package is disclosed. The package includes a semiconductor chip having a first surface and a second surface opposite thereto, at least one conductive pad adjacent to the first surface, and an opening extending toward the first surface from the second surface to expose the conductive pad. The caliber adjacent to the first surface is greater than that of the opening adjacent to the second surface. An insulating layer and a redistribution layer (RDL) are successively disposed on the second surface and extend to a sidewall and a bottom of the opening, in which the RDL is electrically connected to the conductive pad through the opening. A passivation layer covers the RDL and partially fills the opening to form a void between the passivation layer and the conductive pad in the opening. A fabrication method of the chip package is also disclosed.Type: GrantFiled: October 16, 2014Date of Patent: November 24, 2015Assignee: XINTEC INC.Inventor: Chia-Sheng Lin
-
Publication number: 20150284244Abstract: A method for forming a chip package is provided. The method includes providing a substrate and a capping layer, wherein the substrate has a sensing device therein adjacent to a surface of the substrate. The capping layer is attached to the surface of the substrate by an adhesive layer, wherein the adhesive layer covers the sensing device. A dicing process is performed on the substrate, the adhesive layer, and the capping layer along a direction to form individual chip packages.Type: ApplicationFiled: April 1, 2015Publication date: October 8, 2015Inventors: Yen-Shih HO, Tsang-Yu LIU, Chia-Sheng LIN, Yi-Ming CHANG
-
Publication number: 20150287619Abstract: An embodiment of this invention provides a separation apparatus for separating a stacked article, such as a semiconductor chip package with sensing functions, comprising a substrate and a cap layer formed on the substrate. The separation apparatus comprises a vacuum nozzle head including a suction pad having a top surface and a bottom surface, a through hole penetrating the top surface and the bottom surface of the suction pad, and a hollow vacuum pipe connecting the through hole to a vacuum pump; a stage positing under the vacuum nozzle head and substantially aligning with the suction pad; a control means coupling to the vacuum nozzle head to lift upward or lower down the vacuum nozzle head; and a first cutter comprising a first cutting body and a first knife connecting to the first cutting body.Type: ApplicationFiled: April 1, 2015Publication date: October 8, 2015Inventors: Yen-Shih HO, Tsang-Yu LIU, Chia-Sheng LIN, Yi-Ming CHANG