Patents by Inventor Chun-An Lu
Chun-An Lu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240027494Abstract: A probe card system is provided. The probe card system, including a tester assembly, a probe head body configured to couple with the tester assembly, a first interconnection structure on a first side of the probe head body, and a probe layer structure on the first interconnection structure on the first side of the probe head body which is configured to engage with a wafer under test (WUT). The probe layer structure includes a sacrificial layer in connection with the first interconnection structure, a bonding layer in connection with the sacrificial layer, and a plurality of probe tips each in connection with respective conductive patterns exposed from the bonding layer and electrically coupled to the first interconnection structure. The sacrificial layer allows removal of the bonding layer and the plurality of probe tips via an etching operation. A method of manufacturing a probe card system is also provided.Type: ApplicationFiled: July 19, 2023Publication date: January 25, 2024Inventors: HO-MING TONG, CHAO-CHUN LU
-
Publication number: 20240030282Abstract: A semiconductor structure includes a bulk semiconductor substrate with an original semiconductor surface, a semiconductor island region, a shallow trench insulator (STI) region and a buried insulator layer. The semiconductor island region is formed based on the bulk semiconductor substrate. The STI region surrounds the semiconductor island region. The buried insulator layer is a localized insulator layer under the semiconductor island region, wherein a bottom surface of the semiconductor island region is fully isolated from the bulk semiconductor substrate by the buried insulator layer.Type: ApplicationFiled: May 30, 2023Publication date: January 25, 2024Applicant: Invention And Collaboration Laboratory Pte. Ltd.Inventor: Chao-Chun LU
-
Publication number: 20240032281Abstract: A memory cell structure includes a silicon substrate, a transistor, and a capacitor. The silicon substrate has a silicon surface. The transistor is coupled to the silicon surface, the transistor includes a gate structure, a first conductive region, and a second conductive region. The capacitor has a signal electrode and a counter electrode, the capacitor is over the transistor, and the signal electrode is electrically coupled to the second conductive region of the transistor and isolated from the first conductive region of the transistor. The counter electrode includes a plurality of sub-electrodes electrically connected with each other.Type: ApplicationFiled: July 19, 2023Publication date: January 25, 2024Applicant: Invention And Collaboration Laboratory Pte. Ltd.Inventors: Chao-Chun Lu, Ming-Hong Kuo, Chun-Nan Lu
-
Publication number: 20240030347Abstract: A transistor structure includes a semiconductor substrate, a gate structure, a channel region, and a first conductive region. The semiconductor substrate has a semiconductor surface. The gate structure is above the semiconductor surface, and a first concave is formed to reveal the gate structure. The channel region is under the semiconductor surface. The first conductive region is electrically coupled to the channel region, and a second concave is formed to reveal the first conductive region. A mask pattern in a photolithography process is used to define the first concave, and the mask pattern only defines one dimension length of the first concave.Type: ApplicationFiled: October 5, 2023Publication date: January 25, 2024Applicants: Etron Technology, Inc., Invention And Collaboration Laboratory Pte. Ltd.Inventor: Chao-Chun Lu
-
Patent number: 11881605Abstract: Provided is an aqueous redox flow battery comprising a positive electrode, a negative electrode, a posolyte chamber containing a posolyte, a negolyte chamber containing a polyoxometalate as a negolyte, and a separator disposed between the posolyte chamber and the negolyte chamber, wherein the polyoxometalate has a conductivity of 65 mS cm?1 or more at ?20° C., and the aqueous redox flow battery has a power density of 250 mW cm?2 or more at ?20° C.Type: GrantFiled: February 25, 2022Date of Patent: January 23, 2024Assignee: The Chinese University of Hong KongInventors: Yi-Chun Lu, Fei Ai
-
Patent number: 11881481Abstract: The present invention provides a new complementary MOSFET structure with localized isolations in silicon substrate to reduce leakages and prevent latch-up. The complementary MOSFET structure comprises a semiconductor wafer substrate with a semiconductor surface, a P type MOSFET comprising a first conductive region, a N type MOSFET comprising a second conductive region, and a cross-shape localized isolation region between the P type MOSFET and the N type MOSFET. Wherein, the cross-shape localized isolation region includes a horizontally extended isolation region below the semiconductor surface, and the horizontally extended isolation region contacts to a bottom side of the first conductive region and a bottom side of the second conductive region.Type: GrantFiled: May 12, 2021Date of Patent: January 23, 2024Assignees: INVENTION AND COLLABORATION LABORATORY PTE. LTD., ETRON TECHNOLOGY, INC.Inventor: Chao-Chun Lu
-
Publication number: 20240023314Abstract: A memory structure includes a semiconductor substrate, an active region, a transistor, and a buried-WL (word line). The semiconductor substrate has an original semiconductor surface. The active region is in the semiconductor substrate and surrounded by a shallow trench isolation (STI) region. The transistor is formed based on the active region. The buried-WL (word line) extends through the active region and the STI region. The buried-WL has variable depth or width along the extension direction of the buried-WL.Type: ApplicationFiled: July 12, 2023Publication date: January 18, 2024Applicant: Invention And Collaboration Laboratory Pte. Ltd.Inventors: Chao-Chun Lu, Ming-Hong Kuo, Chun-Nan Lu
-
Publication number: 20240023323Abstract: A semiconductor memory structure includes a semiconductor substrate, a plurality of DRAM (dynamic random access memory) cells, a bit line, a sense amplifier, and a local word line. The semiconductor substrate has a top surface. Each DRAM cell includes an access transistor and a storage capacitor. The bit line has a first terminal extended along the plurality of DRAM cells to a second terminal, and the bit line is coupled to each access transistor of the plurality of DRAM cells. The sense amplifier is coupled to the first terminal of the bit line. The local word line is connected to a gate conductive region of an access transistor of a first DRAM cell in the plurality of DRAM cells. A rising time or a falling time of a voltage signal in the local word line is less than 4 ns.Type: ApplicationFiled: July 14, 2023Publication date: January 18, 2024Applicant: Invention And Collaboration Laboratory Pte. Ltd.Inventors: Chao-Chun Lu, Chun Shiah
-
Patent number: 11877439Abstract: An unified IC system includes a base memory chip, a plurality of stacked memory chips, and a logic chip. The base memory chip includes a memory region and a bridge area, the memory region includes a plurality of memory cells, and the bridge area includes a plurality of memory input/output (I/O) pads and a plurality of third transistors. The plurality of stacked memory chips is positioned above the base memory chip. The logic chip includes a logic bridge area and a plurality of second transistors, the logic bridge includes a plurality of logic I/O pads, wherein the plurality of memory I/O pads are electrically coupled to the plurality of logic I/O pads, and a voltage level of an I/O signal of the third transistor is the same or substantially the same as a voltage level of an I/O signal of the second transistor.Type: GrantFiled: August 24, 2022Date of Patent: January 16, 2024Assignees: Etron Technology, Inc., Invention And Collaboration Laboratory Pte. Ltd.Inventor: Chao-Chun Lu
-
Publication number: 20240014319Abstract: A transistor structure includes a semiconductor substrate, a gate region, a first trench, a first isolation region and a first conductive region. The semiconductor substrate is with an original semiconductor surface. The gate region is over the semiconductor surface. The first trench is formed below the original semiconductor surface. The first isolation region is in the first trench. The first conductive region is formed with a first doping region and a second doping region; wherein the first doping region is within the semiconductor substrate and the second doping region is formed outside from the semiconductor substrate.Type: ApplicationFiled: July 7, 2023Publication date: January 11, 2024Applicant: Invention And Collaboration Laboratory Pte. Ltd.Inventors: Chao-Chun LU, Li-Ping HUANG
-
Publication number: 20240013692Abstract: To reduce overall power consumption for an electronic display power management integrated circuit (PMIC), one of multiple electric power converters and/or electric power regulators may be selected based on an electrical load (e.g., due to the total brightness of the content displayed) on the electronic display at a given moment. In some embodiments, the PMIC may include a less efficient heavy load converter designed with high-current handling capability and a more efficient light load (e.g., low current) converter with lower current handling capability. A controller may dynamically select between the converters depending on a present load or an expected load on the electronic display.Type: ApplicationFiled: June 21, 2023Publication date: January 11, 2024Inventors: Jie Won Ryu, Ardra Singh, Arthur L. Spence, Christopher P. Tann, Chun Lu, Daniel J. Drusch, Hyunwoo Nho, Jongyup Lim, Kingsuk Brahma, Marc J. DeVincentis, Mohammad Ali Jangda, Paolo Sacchetto, Peter F. Holland, Shawn P. Hurley, Wei H. Yao, Yue Jack Chu, Zhe Hua
-
Patent number: 11869972Abstract: A transistor structure includes a gate structure, a channel region, a drain region and a source region. The gate structure is positioned above a silicon surface of a first silicon material, the channel region is under the silicon surface, and the channel region includes a first terminal and a second terminal. The drain/source region is independent and not derived from the first silicon material, the drain region includes a first predetermined physical boundary directly connected to the first terminal of the channel region, and the source region includes a second predetermined physical boundary directly connected to the second terminal of the channel region. The drain/source region includes a lower portion below the silicon surface and the bottom of the lower portion of the drain/source region is confined to an isolator, and sidewalls of the drain/source region are confined to spacers except sidewalls of the lower portion of the drain/source region.Type: GrantFiled: April 18, 2019Date of Patent: January 9, 2024Assignees: Etron Technology, Inc., Invention And Collaboration Laboratory Pte. Ltd.Inventor: Chao-Chun Lu
-
Publication number: 20240006301Abstract: A semiconductor package is provided. The semiconductor package includes an integrated circuit (IC) block and a first substrate. The IC block has a first interconnect layer. The first substrate carries the IC block. The first substrate includes a second interconnect layer facing the first interconnect layer and a third interconnect layer opposite to the second interconnect layer. Furthermore, at least one of the second interconnect layer or the third interconnect layer is composed of a dielectric material and a conductive material substantially identical to a corresponding dielectric material and a corresponding conductive material of the first interconnect layer.Type: ApplicationFiled: June 30, 2023Publication date: January 4, 2024Inventors: HO-MING TONG, CHAO-CHUN LU
-
Publication number: 20240008256Abstract: The present invention discloses a memory cell structure. The memory cell structure includes a silicon substrate, a transistor, and a capacitor. The silicon substrate has a silicon surface. The transistor is coupled to the silicon surface, wherein the transistor includes a gate structure, a first conductive region, and a second conductive region. The capacitor has a storage electrode, wherein the capacitor is over the transistor and the storage electrode is electrically coupled to the second conductive region of the transistor. The capacitor includes a capacitor periphery, and the transistor is located within the capacitor periphery.Type: ApplicationFiled: September 18, 2023Publication date: January 4, 2024Applicants: Etron Technology, Inc., Invention And Collaboration Laboratory Pte. Ltd.Inventor: Chao-Chun Lu
-
Publication number: 20230420028Abstract: The invention relates to DRAM with sustainable storage architecture. The DRAM comprises a DRAM cell with an access transistor and a storage capacitor, and a word-line coupled to a gate terminal of the access transistor. During the period between the word-line being selected to turn on the access transistor and the word line being unselected to turn off the access transistor, either a first voltage level or a second voltage level is stored in the DRAM cell, wherein the first voltage level is higher than a voltage level of a signal ONE utilized in the DRAM, and the second voltage level is lower than a voltage level of a signal ZERO utilized in the DRAM.Type: ApplicationFiled: September 1, 2023Publication date: December 28, 2023Applicant: ETRON TECHNOLOGY, INC.Inventors: Chao-Chun LU, Bor-Doou RONG, Chun SHIAH
-
Patent number: 11855647Abstract: A first clock signal is generated from a reference clock signal. A first frequency associated with the first clock signal is less than a reference clock frequency associated with the reference clock signal. The first clock signal is propagated towards a first component of an integrated circuit through a clock tree. A second clock signal having a second frequency is generated from the first clock signal at a terminal point of the clock tree. The second clock signal is provided to the first component.Type: GrantFiled: June 30, 2022Date of Patent: December 26, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Po Chun Lu, Shao-Yu Wang
-
Patent number: 11855218Abstract: A transistor structure includes a semiconductor substrate, a gate structure, a channel region, and a first conductive region. The semiconductor substrate has a semiconductor surface. The gate structure is above the semiconductor surface, and a first concave is formed to reveal the gate structure. The channel region is under the semiconductor surface. The first conductive region is electrically coupled to the channel region, and a second concave is formed to reveal the first conductive region. A mask pattern in a photolithography process is used to define the first concave, and the mask pattern only defines one dimension length of the first concave.Type: GrantFiled: September 8, 2021Date of Patent: December 26, 2023Assignees: Etron Technology, Inc., Invention And Collaboration Laboratory Pte. Ltd.Inventor: Chao-Chun Lu
-
Patent number: 11848278Abstract: The present disclosure provides a package device. The package device includes a first integrated circuit chip, a second integrated circuit chip, a first input/output pin, and a first electrostatic discharge protection element. The first integrated circuit chip includes a first internal circuit and a first input/output pad disposed on the first integrated circuit chip and coupled to the first internal circuit. The second integrated circuit chip is stacked on the first integrated circuit chip. The second integrated circuit chip includes a second internal circuit and a second input/output pad disposed on the second integrated circuit chip and coupled to the second internal circuit. The first input/output pin is coupled to the first integrated circuit chip and the second integrated circuit chip. The first electrostatic discharge protection element is coupled between the first input/output pad and the first internal circuit.Type: GrantFiled: October 14, 2021Date of Patent: December 19, 2023Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Chun-Lu Lee
-
Publication number: 20230402457Abstract: A transistor structure includes a semiconductor substrate, a gate region a spacer, a first trench, a first isolation region and a conductive region. The semiconductor substrate has an active region which has a semiconductor surface. The gate region has a first conductive portion over the semiconductor surface of the semiconductor substrate in the active region and a second conductive portion over the first conductive portion. The spacer covers a sidewall of the gate region. The first trench is formed below the semiconductor surface of the semiconductor substrate in the active region. The first isolation region is in the first trench. The conductive region is positioned on the first isolating region. Wherein a lateral length of the first conductive portion is greater than that of the second conductive portion.Type: ApplicationFiled: June 12, 2023Publication date: December 14, 2023Applicant: Invention And Collaboration Laboratory Pte. Ltd.Inventors: Chao-Chun LU, Ming-Hong KUO, Chun-Nan LU
-
Publication number: 20230402504Abstract: A metal-oxide-semiconductor field-effect transistor (MOSFET) structure includes a semiconductor substrate, a gate structure, a channel region, a channel region, a trench, an isolation region, a first conductive region, and a P-N junction. The semiconductor substrate has a semiconductor surface. The gate structure is above the semiconductor surface. The channel region is under the gate structure. The trench is formed below the semiconductor surface and adjacent to the channel region. The isolation region is in the trench. The first conductive region has a first doping type, and the first conductive region is positioned on the isolating layer and electrically coupled to the channel region. The P-N junction extends upward from the isolation region and along an edge of the first conductive region.Type: ApplicationFiled: June 8, 2023Publication date: December 14, 2023Applicant: Invention And Collaboration Laboratory Pte. Ltd.Inventor: Chao-Chun Lu