Patents by Inventor Hideyuki Nosaka
Hideyuki Nosaka has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11490549Abstract: A high-frequency module includes: a chassis which is made of a conductor and which has an internal space; a high-frequency circuit board which is housed in the internal space of the chassis; and a resistive element provided between an inner wall that opposes the high-frequency circuit board among inner walls of the chassis which define the internal space and the high-frequency circuit board.Type: GrantFiled: March 8, 2019Date of Patent: November 1, 2022Assignee: NIPPON TELEGRAPH AND TELEPHONE CORPORATIONInventors: Hiroshi Hamada, Hideyuki Nosaka
-
Patent number: 11462883Abstract: A CMOS inverter circuit is provided as a circuit to modulate a current flowing into a laser diode on the basis of a digital signal. An amplitude of a current flowing in a PMOSFET in the CMOS inverter circuit is made to contribute to an amplitude of the current flowing into the laser diode, to reduce an input amplitude.Type: GrantFiled: February 22, 2019Date of Patent: October 4, 2022Assignee: NIPPON TELEGRAPH AND TELEPHONE CORPORATIONInventors: Toshiki Kishi, Munehiko Nagatani, Shinsuke Nakano, Hideyuki Nosaka
-
Patent number: 11451253Abstract: A digital signal process unit includes a first cancel signal generation unit and a second cancel signal generation unit. The first cancel signal generation unit generates, as a first cancel signal component, a cancel signal component corresponding to an image signal included in an analog signal output from a mixer. The second cancel signal generation unit generates, as a second cancel signal component, a cancel signal component corresponding to a leakage signal generated between an input and output of the mixer. The digital signal process unit includes subtractors for subtracting the first cancel signal component and the second cancel signal component from a signal component corresponding to a frequency band divided from an input signal to obtain a digital signal.Type: GrantFiled: April 22, 2019Date of Patent: September 20, 2022Assignee: NIPPON TELEGRAPH AND TELEPHONE CORPORATIONInventors: Teruo Jo, Munehiko Nagatani, Hiroshi Hamada, Hiroyuki Fukuyama, Hideyuki Nosaka, Hiroshi Yamazaki
-
Publication number: 20220294671Abstract: A sampling circuit includes: a first transmission line that transmits an input signal; a second transmission line that transmits a clock signal; and a plurality of sample-hold circuits that are connected to the first and second transmission lines at a constant line distance, wherein the first transmission line transmits the input signal at a first propagation time for each of the line distances, and the second transmission line transmits the clock signal at a second propagation time that is a sum of a preset sampling interval and the first propagation time for each of the line distances.Type: ApplicationFiled: August 5, 2019Publication date: September 15, 2022Inventors: Naoki Terao, Munehiko Nagatani, Hideyuki Nosaka
-
Publication number: 20220286088Abstract: A first phase adjuster adjusts the phase of any one of first and second AC voltages generated in a negative resistance circuit so that a shift amount ? in a first variable phase shifter falls within a range of 0 degrees??<180 degrees, and outputs the phase-adjusted AC voltage to the first variable phase shifter, and a second phase adjuster adjusts the phase of the other one of the first and second AC voltages generated in the negative resistance circuit so that a shift amount ? in a second variable phase shifter falls within a range of 0 degrees??<180 degrees, and outputs the phase-adjusted AC voltage to the second variable phase shifter.Type: ApplicationFiled: August 5, 2019Publication date: September 8, 2022Inventors: Teruo Jo, Munehiko Nagatani, Hideyuki Nosaka
-
Patent number: 11438083Abstract: A signal generating device includes a digital signal processing unit, M sub DACs of which an analog bandwidth is fB, M being an integer equal to or greater than 2, a broadband analog signal generating unit configured to generate a broadband analog signal that includes a component of a frequency of (M-1)fB or more by using M analog signals output from the M sub DACs. The digital signal processing unit includes components for generating M original divided signals that correspond to signals obtained by dividing a desired output signal into M portions on a frequency axis and down-converting the portions to the baseband, components for generating M folded divided signals by folding back the M original divided signals on the frequency axis, and a 2M×M filter that takes the original divided signals and the folded divided signals as inputs and outputs M composite signals to be transmitted to the M sub DACs. The 2M×M filter can set a response function independently for each of 2M2 combinations of input and output.Type: GrantFiled: June 24, 2019Date of Patent: September 6, 2022Assignee: Nippon Telegraph and Telephone CorporationInventors: Hiroshi Yamazaki, Munehiko Nagatani, Hideyuki Nosaka, Masanori Nakamura, Yutaka Miyamoto
-
Patent number: 11394390Abstract: A wide-band analog input signal is converted into a digital output signal on the basis of a band division method without the need for filter circuits. An analog processing block Aj (j=2 to N, where N is an integer) down-converts an analog input signal Sx using a cutoff frequency fj-1 of a channel CHj-1 and A/D-converts an analog signal Saj acquired as a result. A digital processing block Bj doubles the signal strength of a first digital signal S1j acquired by Aj, subtracts a third digital signal S3j-1 of the channel CHj-1 from a second digital signal S2j acquired as a result, up-converts the acquired third digital signal S3j using the cutoff frequency fj-1, and outputs the result to an adder as a channel output signal Syj of a corresponding channel CHj.Type: GrantFiled: August 21, 2019Date of Patent: July 19, 2022Assignee: NIPPON TELEGRAPH AND TELEPHONE CORPORATIONInventors: Teruo Jo, Hiroshi Yamazaki, Munehiko Nagatani, Hiroshi Hamada, Hideyuki Nosaka
-
Publication number: 20220214160Abstract: In an embodiment, an edge extraction method includes: emitting, toward an object, an electromagnetic wave polarized only in one direction perpendicular to a propagation direction; receiving a transmitted electromagnetic wave that has been transmitted through the object, using a receiving antenna; calculating an intensity in the propagation direction of the transmitted electromagnetic wave based on an intensity of the transmitted electromagnetic wave received by the receiving antenna; and obtaining a spatial distribution of the intensity in the propagation direction of the transmitted electromagnetic wave.Type: ApplicationFiled: May 21, 2019Publication date: July 7, 2022Inventors: Teruo Jo, Hiroshi Hamada, Hideyuki Nosaka
-
Patent number: 11362669Abstract: Provided is a track-and-hold circuit capable of reducing the power consumption of a differential amplifier circuit while preserving the broadband nature (without narrowing the bandwidth). In the track-and-hold circuit 1 including a differential amplifier circuit 10, a switch circuit 20, and a hold capacitor C21, the differential amplifier circuit 10 includes a first resistor R11 having one end connected to a collector electrode of a first transistor Q11 constituting a differential pair, a second resistor R12 having one end connected to the collector electrode of a second transistor Q12 constituting the differential pair, and a third resistor R13 to which the other end of the first resistor R11 and the other end of the second resistor R12 are connected and which is connected between the other ends and a power supply VCC.Type: GrantFiled: March 28, 2019Date of Patent: June 14, 2022Assignee: NIPPON TELEGRAPH AND TELEPHONE CORPORATIONInventors: Hiroyuki Fukuyama, Naoki Miura, Hideyuki Nosaka
-
Patent number: 11335986Abstract: A high frequency connection structure includes: a waveguide; a ridge coupler constituted by a conductor formed inside one end of the waveguide; a transmission line adjacent to the one end of the waveguide; an inductance adjustment structure which is provided between the ridge coupler and the transmission line and which adjusts ground inductance that is created due to a connection between the ridge coupler and the waveguide; and a wire which connects one end of the ridge coupler on a side of the transmission line and one end of the transmission line with each other.Type: GrantFiled: February 22, 2019Date of Patent: May 17, 2022Assignee: NIPPON TELEGRAPH AND TELEPHONE CORPORATIONInventors: Hiroshi Hamada, Teruo Jo, Hideyuki Nosaka
-
Patent number: 11336491Abstract: An amplifier output from an amplifier to an SR latch is used as a feedback signal through a buffer. An adder having a combination of an addition unit and an xh block is provided within the amplifier and transmits a feedback signal (analog signal) generated from the feedback signal FBD (digital signal) by the xh block to the addition unit and adds it to an output from a latch block. In the amplifier, the operation for adding the output from the latch block and the feedback signal occurs during a latch operation in the latch block.Type: GrantFiled: September 11, 2019Date of Patent: May 17, 2022Assignee: NIPPON TELEGRAPH AND TELEPHONE CORPORATIONInventors: Il-Min Yi, Naoki Miura, Hiroyuki Fukuyama, Hideyuki Nosaka
-
Publication number: 20220123702Abstract: A distributed amplifier includes a first transmission line for input, a second transmission line for output, an input termination resistor connecting a line end of the first transmission line and a power supply voltage, an output termination resistor connecting an input end of the second transmission line and a ground, unit cells having input terminals connected to the first transmission line and output terminals connected to the second transmission line, and a bias tee configured to supply a bias voltage to an input transistor of each of the unit cells. An emitter or source resistor of the input transistor of each of the unit cells is set to a different resistance value from each other in order for a collector or drain current flowing through the input transistor of each of the unit cells to have a uniform value.Type: ApplicationFiled: March 13, 2020Publication date: April 21, 2022Applicant: Nippon Telegraph and Telephone CorporationInventors: Teruo Jo, Munehiko Nagatani, Hideyuki Nosaka
-
Patent number: 11303265Abstract: A negative capacitance circuit is connected between a drain and a source of the mixer transistor. With this configuration, the negative capacitance circuit is connected in parallel to a parasitic capacitance generated between the drain and the source of the mixer transistor, and the parasitic capacitance can be canceled out in a wide band by the negative capacitance circuit connected in parallel.Type: GrantFiled: April 8, 2019Date of Patent: April 12, 2022Assignee: NIPPON TELEGRAPH AND TELEPHONE CORPORATIONInventors: Teruo Jo, Hiroshi Hamada, Hideyuki Nosaka
-
Publication number: 20220059987Abstract: The DML driver includes: a post driver which supplies a driving current to the LD; and a pre-driver which drives the post driver in response to a modulated signal. The pre-driver has a transistor, a peaking inductor, a peaking inductor, a group delay inhibition inductor, and a peaking capacitor.Type: ApplicationFiled: March 12, 2020Publication date: February 24, 2022Inventors: Toshiki Kishi, Munehiko Nagatani, Hideyuki Nosaka
-
Patent number: 11258454Abstract: An embodiment target time comparison circuit corresponding to a target approximate voltage range among 2K time comparison circuits in a second comparison circuit compares a comparison operation time difference included in voltage comparison results regarding two adjacent approximate voltage ranges that are vertically adjacent to the target approximate voltage range with 2L reference times corresponding to 2L specific voltage ranges and generates a target binary code of L bits indicating a target specific voltage range including the held voltage from the obtained time comparison results.Type: GrantFiled: October 15, 2019Date of Patent: February 22, 2022Assignee: Nippon Telegraph and Telephone CorporationInventors: Il-Min Yi, Naoki Miura, Hiroyuki Fukuyama, Hideyuki Nosaka
-
Patent number: 11239798Abstract: A distributed mixer is configured of an artificial transmission line of which an input end is connected to an LO terminal and a terminal end is connected to an IF terminal, an artificial transmission line of which an input end is connected to an RF terminal, FETs that perform frequency synthesis of LO signals and RF signals and that are disposed following the artificial transmission lines and of which gates are connected to the artificial transmission line and sources are grounded, a bias circuit that applies gate bias voltage to a terminal end of the artificial transmission line, a terminating resistor that connects the terminal end of the artificial transmission line and a ground, and a plurality of transmission lines provided between the artificial transmission line and a drain of each FET.Type: GrantFiled: February 21, 2019Date of Patent: February 1, 2022Assignee: NIPPON TELEGRAPH AND TELEPHONE CORPORATIONInventors: Hiroshi Hamada, Teruo Jo, Hideyuki Nosaka
-
Publication number: 20220029259Abstract: A plurality of waveguide structures are loaded on a top surface opposed to a bottom surface of a metal case, on which a high-frequency circuit is mounted, a height, a width, and a length of each of the plurality of waveguide structures have dimensions corresponding to a quarter-wave of a cutoff frequency indicating a frequency band of a target electromagnetic wave to be blocked, and a width and a length of each of the plurality of waveguide structures have dimensions that allow only a high-frequency wave of a mode to propagate in the frequency band.Type: ApplicationFiled: November 27, 2019Publication date: January 27, 2022Inventors: Hiroshi Hamada, Hideyuki Nosaka
-
Patent number: 11233393Abstract: A reception-side IC chip (1a) includes a pad (15) which is connected to a transmission line (2) which is outside the chip and has a characteristic impedance Z0 of 50?, a signal line (16), one end of which is connected to the pad (15), a reception-side input unit circuit (10) configured to receive a signal (S) transmitted from a transmission-side IC chip via the transmission line (2), a 50-? termination resistor (11), for impedance matching, which is connected between a predetermined voltage and the other end of the signal line (16) and is configured to terminate the transmission line (2), and a capacitor (12) inserted between a node (A) of the signal line (16) and the termination resistor (11) and an input terminal (In) of the reception-side input unit circuit (10). A DC-blocking circuit is formed by the capacitor (12).Type: GrantFiled: December 13, 2018Date of Patent: January 25, 2022Assignee: NIPPON TELEGRAPH AND TELEPHONE CORPORATIONInventors: Munehiko Nagatani, Hideyuki Nosaka, Shinsuke Nakano
-
Publication number: 20210408973Abstract: A negative feedback inductor and a gate inductor are formed in different wiring layers of a substrate so as to be at least partially overlapped with each other in a plan view. When the lower wiring layer is thinner and the upper wiring layer is thicker, the negative feedback inductor Lc is formed in the lower wiring layer that is thinner.Type: ApplicationFiled: October 18, 2019Publication date: December 30, 2021Inventors: Kenji Tanaka, Naoki Miura, Hiroyuki Fukuyama, Hideyuki Nosaka
-
Publication number: 20210367608Abstract: An embodiment target time comparison circuit corresponding to a target approximate voltage range among 2K time comparison circuits in a second comparison circuit compares a comparison operation time difference included in voltage comparison results regarding two adjacent approximate voltage ranges that are vertically adjacent to the target approximate voltage range with 2L reference times corresponding to 2L specific voltage ranges and generates a target binary code of L bits indicating a target specific voltage range including the held voltage from the obtained time comparison results.Type: ApplicationFiled: October 15, 2019Publication date: November 25, 2021Inventors: Il-Min Yi, Naoki Miura, Hiroyuki Fukuyama, Hideyuki Nosaka