Patents by Inventor Kei Murayama
Kei Murayama has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8106484Abstract: In a silicon substrate for a package, a through electrode is provided with which a through hole passing through from a bottom surface of a cavity for accommodating a chip of an electronic device to a back surface of the substrate is filled. An end part of the through electrode in the bottom surface side of the cavity has a connection part to a wiring that forms an electric circuit including the chip of the electronic device. The silicon substrate for a package is characterized in that (1) a thin film wiring is included as the wiring and the connection part is reinforced by a conductor connected to the thin film wiring and/or (2) a wire bonding part is included as the wiring and the connection part is formed by wire bonding the end part of the through electrode in the bottom surface side of the cavity.Type: GrantFiled: May 26, 2011Date of Patent: January 31, 2012Assignee: Shinko Electric Industries Co., Ltd.Inventors: Akinori Shiraishi, Kei Murayama, Yuichi Taguchi, Masahiro Sunohara, Mitsutoshi Higashi
-
Patent number: 8100555Abstract: It is a lighting apparatus 10 that has a light emitting element 16, a light emitting element housing 15 having a concave portion 28 that accommodates the light emitting element 16, and an optically transparent member 18 that airproofs a space B formed by the concave portion 28 and transmits light emitted from the light emitting element 16. The concave portion 28 is shaped to become wider toward the optically transparent member 18 from the bottom surface 28A of the concave portion 28. The lighting apparatus 10 is provided with a light shielding member 12 for shielding a part of light emitted from the light emitting element 16 is provided on the optically transparent member 18.Type: GrantFiled: August 6, 2010Date of Patent: January 24, 2012Assignee: Shinko Electric Industries Co., Ltd.Inventors: Mitsutoshi Higashii, Kei Murayama, Yuichi Taguchi, Masahiro Sunohara, Akinori Shiraishi
-
Patent number: 8080122Abstract: There are provided a step of preparing a dummy chip, a step of forming a cavity in a stiffener substrate, a step of providing a second tape base member on one surface of the stiffener substrate, a step of inserting the dummy chip into the cavity to provide the dummy chip on the second tape base member, a step of sealing the stiffener substrate and the dummy chip with a sealing resin, a step of removing the second tape base member and forming a build-up wiring layer on a surface from which the second tape base member is removed, a step of removing the sealing resin; and a step of peeling the dummy chip from the build-up wiring layer.Type: GrantFiled: March 24, 2009Date of Patent: December 20, 2011Assignee: Shinko Electric Industries Co., Ltd.Inventors: Masahiro Sunohara, Kei Murayama, Mitsutoshi Higashi, Hideaki Sakaguchi
-
Publication number: 20110291258Abstract: A heat radiation component configured to be provided through a thermal interface material on a semiconductor device mounted on a board includes a first layer to be positioned on a first side and a second layer stacked on the first layer to be positioned on a second side farther from the semiconductor device than the first side. The coefficient of thermal expansion of the second layer is lower than the coefficient of thermal expansion of the first layer.Type: ApplicationFiled: May 24, 2011Publication date: December 1, 2011Applicant: SHINKO ELECTRIC INDUSTRIES CO., LTD.Inventors: Kei MURAYAMA, Shigeaki Suganuma, Masakuni Kitajima, Ryuichi Matsuki, Hiroyuki Miyajima
-
Patent number: 8046911Abstract: A method for mounting an electronic component on a substrate includes: forming an Au bump (24) on a surface of an electrode (20) of a substrate (10); placing an Sn-based solder sheet (26) on the Au bump; subjecting the Sn-based solder sheet and the Au bump to reflow soldering, to thus form an Au—Sn eutectic alloy (28); smoothing the eutectic alloy; and bonding an electronic component (30) on a surface of the smoothed eutectic alloy.Type: GrantFiled: October 25, 2007Date of Patent: November 1, 2011Assignee: Shinko Electric Industries Co., Ltd.Inventor: Kei Murayama
-
Patent number: 8044429Abstract: A light-emitting device including a light-emitting element and a substrate where the light-emitting element is arranged. A housing part housing the light-emitting element and having a shape that is tapered upward from the substrate and a metal frame surrounding the light-emitting element and including the side face of the housing part made into an almost mirror-polished surface are provided on the substrate.Type: GrantFiled: October 19, 2010Date of Patent: October 25, 2011Assignee: Shinko Electric Industries Co., Ltd.Inventors: Mitsutoshi Higashi, Masahiro Sunohara, Yuichi Taguchi, Akinori Shiraishi, Kei Murayama, Naoyuki Koizumi, Hideaki Sakaguchi
-
Patent number: 8026576Abstract: There is provided a wiring board. The wiring board includes: a semiconductor substrate having a through hole and covered with an insulating film; a through electrode formed in the through hole; a first wiring connected to one end of the through electrode; and a second wiring connected to the other end of the through electrode. The semiconductor substrate includes: a semiconductor element and a first guard ring formed to surround the through hole. The semiconductor element includes a first conductivity-type impurity diffusion layer having a different conductivity-type from that of the semiconductor substrate and is electrically connected to the first wiring and the second wiring.Type: GrantFiled: September 30, 2008Date of Patent: September 27, 2011Assignees: Shinko Electric Industries Co., Ltd., Asahi Kasei Microdevices CorporationInventors: Kei Murayama, Shinji Nakajima
-
Patent number: 8026610Abstract: A method for manufacturing a silicon interposer, includes a step of forming a protection film on a surface, on which an element portion is formed, of a silicon wafer, a step of forming open holes according to planar arrangements of through holes which pass through the silicon wafer in a thickness direction, a step of forming the through holes by etching the silicon wafer using the protection film as a mask, a step of forming an oxide film on inner wall surfaces of the through holes by a thermal oxidation, a step of forming a contact hole, which is in communication with the element portion, in the protection film, and a step of forming wirings on both surfaces of the silicon wafer. In the step of forming the wirings, one of the wirings is formed to be connected electrically to the element portion via a contact portion formed in the contact hole.Type: GrantFiled: May 14, 2009Date of Patent: September 27, 2011Assignee: Shinko Electric Industries Co., Ltd.Inventor: Kei Murayama
-
Publication number: 20110227218Abstract: In a silicon substrate for a package, a through electrode is provided with which a through hole passing through from a bottom surface of a cavity for accommodating a chip of an electronic device to a back surface of the substrate is filled. An end part of the through electrode in the bottom surface side of the cavity has a connection part to a wiring that forms an electric circuit including the chip of the electronic device. The silicon substrate for a package is characterized in that (1) a thin film wiring is included as the wiring and the connection part is reinforced by a conductor connected to the thin film wiring and/or (2) a wire bonding part is included as the wiring and the connection part is formed by wire bonding the end part of the through electrode in the bottom surface side of the cavity.Type: ApplicationFiled: May 26, 2011Publication date: September 22, 2011Applicant: SHINKO ELECTRIC INDUSTRIES CO., LTD.Inventors: Akinori Shiraishi, Kei Murayama, Yuichi Taguchi, Masahiro Sunohara, Mitsutoshi Higashi
-
Patent number: 8022872Abstract: A positioning receiver in which the circuit configuration of the receiving system corresponding to a plurality of positioning systems can be simplified and the current consumption and circuit size of which can be reduced. A positioning receiver (100) comprises first low-pass filters (111, 121) which limit outputs of a first signal mixer (103) and a second signal mixer (104) to a first bandwidth, and second low-pass filters (112, 122) which are provided on the output side of the first low-pass filters (111, 121) and limit the outputs of the first low-pass filters (111, 121) to a second bandwidth narrower than the first bandwidth and sets the filter bandwidth of the first low-pass filters (111, 121) greater than that of the second low-pass filters (112, 122).Type: GrantFiled: March 7, 2007Date of Patent: September 20, 2011Assignee: Panasonic CorporationInventors: Hiroshi Katayama, Akifumi Miyano, Hirofumi Yoshida, Kei Murayama, Kazuhiro Nojima
-
Patent number: 8003895Abstract: An electronic parts packaging structure of the present invention includes a core substrate having such a structure that a recess portion is provided by forming a prepreg insulating layer having an opening portion therein on a resin layer, and an electronic parts mounted on a bottom portion of the recess portion of the core substrate such that a connection pad of the electronic parts is directed upward, and also, such a structure may be employed that the electronic parts is embedded in a resin layer of a core substrate having a structure that the resin layer is formed on the prepreg insulating layer.Type: GrantFiled: June 8, 2009Date of Patent: August 23, 2011Assignee: Shinko Electric Industries Co., Ltd.Inventors: Masahiro Sunohara, Kei Murayama, Hiroyuki Kato, Syoji Watanabe
-
Patent number: 7989927Abstract: In a silicon substrate for a package, a through electrode is provided with which a through hole passing through from a bottom surface of a cavity for accommodating a chip of an electronic device to a back surface of the substrate is filled. An end part of the through electrode in the bottom surface side of the cavity has a connection part to a wiring that forms an electric circuit including the chip of the electronic device. The silicon substrate for a package is characterized in that (1) a thin film wiring is included as the wiring and the connection part is reinforced by a conductor connected to the thin film wiring and/or (2) a wire bonding part is included as the wiring and the connection part is formed by wire bonding the end part of the through electrode in the bottom surface side of the cavity.Type: GrantFiled: October 24, 2008Date of Patent: August 2, 2011Assignee: Shinko Electric Industries Co., Ltd.Inventors: Akinori Shiraishi, Kei Murayama, Yuichi Taguchi, Masahiro Sunohara, Mitsutoshi Higashi
-
Patent number: 7981798Abstract: The present disclosure relates to a method of manufacturing a substrate. The method includes: (a) forming through holes by applying an anisotropic etching to a silicon substrate from a first surface of the silicon substrate; (b) forming a first insulating film to cover the first surface of the silicon substrate, surfaces of the silicon substrate exposed from the through holes, and a second surface of the silicon substrate opposite to the first surface; (c) forming an opening in a portion of the first insulating film provided on the second surface, the portion of the first insulating film corresponding to an area in which the through holes are formed; (d) etching the silicon substrate using the first insulating film provided on the second surface as a mask, thereby forming a cavity in the silicon substrate; and (e) removing the first insulating film.Type: GrantFiled: September 19, 2008Date of Patent: July 19, 2011Assignee: Shinko Electric Industries Co., Ltd.Inventors: Yuichi Taguchi, Akinori Shiraishi, Masahiro Sunohara, Kei Murayama, Hideaki Sakaguchi, Mitsutoshi Higashi
-
Publication number: 20110156242Abstract: There is provided a method of manufacturing a semiconductor package. The method includes: (a) providing a silicon wafer comprising a first surface and a second surface opposite to the first surface; (b) forming vias through the silicon wafer in its thickness direction; (c) forming wiring patterns on the first surface of the silicon wafer such that the wiring patterns are electrically connected to the vias; (d) bonding a MEMS element wafer comprising MEMS elements onto the second surface of the silicon wafer such that the MEMS elements are electrically connected to the vias; (e) dividing the MEMS element wafer into the respective MEMS elements; (f) bonding a lid having concave portions therein onto the second surface of the silicon wafer such that the respective MEMS elements face a corresponding one of the concave portions; and (g) dicing the lid and the silicon wafer.Type: ApplicationFiled: December 16, 2010Publication date: June 30, 2011Applicant: SHINKO ELECTRIC INDUSTRIES CO., LTD.Inventors: Hideaki Sakaguchi, Mitsutoshi Higashi, Yuichi Taguchi, Akinori Shiraishi, Kei Murayama
-
Publication number: 20110147951Abstract: A wiring substrate includes a wiring layer, an insulating layer formed on the wiring layer, a connection pad formed on the insulating layer, and a via conductor formed to penetrate the insulating layer, and connecting the wiring layer and the connection pad, wherein the wiring layer located under the connection pad is formed to have via receiving electrode portion whose area is smaller than an area of the connection pad, and a wiring portion separated from the via receiving electrode portion, in an area corresponding to the connection pad, and the via receiving electrode portion is connected to the connection pad via the via conductor.Type: ApplicationFiled: December 2, 2010Publication date: June 23, 2011Applicant: SHINKO ELECTRIC INDUSTRIES CO., LTD.Inventors: Kei MURAYAMA, Masahiro Sunohara, Akinori Shiraishi, Hideaki Sakaguchi
-
Patent number: 7964950Abstract: An electronic parts packaging structure of the present invention includes a wiring substrate having a wiring pattern, a first insulating film which is formed on the wiring substrate and which has an opening portion in a packaging area where an electronic parts is mounted, the electronic parts having a connection terminal flip-chip mounted on the wiring pattern exposed in the opening portion of the first insulating film, a second insulating film for covering the electronic parts, a via hole formed in a predetermined portion of the first and second insulating films on the wiring pattern, and an upper wiring pattern formed on the second insulating film and connected to the wiring pattern through the via hole.Type: GrantFiled: April 21, 2009Date of Patent: June 21, 2011Assignee: Shinko Electric Industries Co., Ltd.Inventors: Masahiro Sunohara, Kei Murayama, Toshinori Koyama, Kazutaka Kobayashi, Mitsutoshi Higashi
-
Patent number: 7960820Abstract: A semiconductor package in which an electronic device chip is provided in a cavity of a silicon substrate stacked product constituted by stacking a plurality of silicon substrates.Type: GrantFiled: November 5, 2008Date of Patent: June 14, 2011Assignee: Shinko Electric Industries Co., Ltd.Inventors: Akinori Shiraishi, Kei Murayama, Yuichi Taguchi, Masahiro Sunohara, Mitsutoshi Higashi
-
Patent number: 7948092Abstract: A method of manufacturing an electronic component includes the steps of: a) forming via holes penetrating through a first semiconductor substrate and a second semiconductor substrate which are bonded together by way of a connection layer; b) pattern-etching the second semiconductor substrate using the connection layer as an etch-stop layer to form trenches communicated with the via holes; and c) integrally forming first via plugs buried in the via holes and pattern wirings buried in the trenches through plating.Type: GrantFiled: November 20, 2007Date of Patent: May 24, 2011Assignee: Shinko Electric Industries Co., Ltd.Inventors: Kei Murayama, Yuichi Taguchi, Akinori Shiraishi, Masahiro Sunohara, Mitsutoshi Higashi
-
Patent number: 7911048Abstract: There is provided a wiring substrate. The wiring substrate includes: a semiconductor substrate having a through hole; an insulating film provided to cover an upper surface, a lower surface and a first surface of the semiconductor substrate, the first surface corresponding to a side surface of the through hole; a through electrode provided in the through hole; a first wiring pattern disposed on an upper surface side of the semiconductor substrate and coupled to the through electrode; and a second wiring pattern disposed on a lower surface side of the semiconductor substrate and coupled to the through electrode. A first air gap is provided between the first wiring pattern and the insulating film formed on the upper surface, and a second air gap is provided between the second wiring pattern and the insulating film formed on the lower surface.Type: GrantFiled: June 19, 2008Date of Patent: March 22, 2011Assignee: Shinko Electric Industries Co., Ltd.Inventor: Kei Murayama
-
Publication number: 20110062596Abstract: A method of making a semiconductor chip stacked structure includes dicing a semiconductor wafer into semiconductor chips, the semiconductor chips respectively having a first surface and a second surface opposite thereto, the semiconductor chips having integrated circuits and pads on the first surfaces, arranging the semiconductor chips at intervals on a film having adhesive property, connecting the pads through joining members, sealing with resin the joining members and surfaces of the semiconductor chips excluding the second surfaces to produce a chip sealing structure, dividing the chip sealing structure to produce separate chip sealing structures having ends of the joining members exposed at surfaces thereof, removing the film to expose the second surfaces, stacking the chip sealing structures one over another and connecting the exposed ends of the joining members through a bonding wire to produce a chip stacked structure, and mounting the chip stacked structure on a wiring substrate.Type: ApplicationFiled: September 11, 2010Publication date: March 17, 2011Inventors: Kei MURAYAMA, Mitsuhiro Aizawa