Patents by Inventor Kevin G. Duesman
Kevin G. Duesman has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6184568Abstract: A SIMM (single in-line memory module) board is provided with a plurality of integrated semiconductor memory or other integrated semiconductor circuit devices which include, as a part of each integrated circuit device, a current spike leveling capacitor. The capacitor is on the die side of circuitry connecting the device to the board. By connecting the on chip capacitors of the integrated circuit devices in parallel, sufficient capacitance is provided to stabilize current to all of the circuit devices.Type: GrantFiled: November 7, 1997Date of Patent: February 6, 2001Assignee: Micron Technology, Inc.Inventors: Stanley N. Protigal, Wen-Foo Chern, Ward D. Parkinson, Leland R. Nevill, Gary M. Johnson, Thomas M. Trent, Kevin G. Duesman
-
Patent number: 6169695Abstract: A circuit transfers data in an array of memory cells arranged in rows and columns and having a plurality of row lines, and a plurality of complementary digit lines. A plurality of sense amplifiers are included in the circuit, each sense amplifier sensing a voltage differential between first and second complementary digit lines and, in response to the sensed voltage differential, driving the first and second complementary digit lines to voltage levels corresponding to complementary logic states. A plurality of equilibration circuits are also included in the circuit, each operable to equalize the voltage level on each pair of complementary digit lines to a predetermined level responsive to an equilibration signal.Type: GrantFiled: July 7, 1999Date of Patent: January 2, 2001Assignee: Micron Technology Inc.Inventor: Kevin G. Duesman
-
Patent number: 6124195Abstract: The formation of routing traces on an external surface of a semiconductor device, such as a flip-chip, which has a plurality of ball or bump sites patterned in specific locations, wherein the ball or bumps sites are in electrical communication with external communication traces which are used to route signals from the flip-chip integrated circuitry. Such external communication traces generally result in unused space on the exterior surface of the flip-chip. This unused space can be utilized for forming routing traces to connect portions of the internal circuitry of the flip-chip rather than forming such routing traces internally, for forming routing traces to connect two or more semiconductor dice, or for forming routing traces for use as repair mechanisms.Type: GrantFiled: April 7, 1999Date of Patent: September 26, 2000Assignee: Micron Technology, Inc.Inventors: Kevin G. Duesman, Warren M. Farnworth
-
Patent number: 6124163Abstract: A multilayer decoupling capacitor structure is disclosed, having a first decoupling capacitor with one electrode formed in a conductively doped silicon substrate and a second electrode made of conductively doped polysilicon. A third bifurcated conductive layer disposed above the second electrode in conjunction with a fourth conductive layer above the third layer form a second and third decoupling capacitor. The first decoupling capacitor serves to decouple circuitry associated with dynamic random access memory cells, while the second and third decoupling capacitors provide decoupling for further circuitry.Type: GrantFiled: December 10, 1999Date of Patent: September 26, 2000Assignee: Micron Technology, Inc.Inventors: Brian M. Shirley, Stephen L. Casper, Tyler A. Lowrey, Kevin G. Duesman
-
Patent number: 6124625Abstract: An extensive network of N-channel transistor formed capacitor, with one node tie directly to V.sub.CC power bus and the other node directly V.sub.SS power bus, is implemented throughout all open space available on the whole silicon chip (memory as well as logic chip), particularly those directly underneath the metal power bus to achieve an on-chip power bus decoupling capacitor with capacitance in excess of 0.001 .mu.F.Type: GrantFiled: August 21, 1997Date of Patent: September 26, 2000Assignee: Micron Technology, Inc.Inventors: Wen-Foo Chern, Ward D. Parkinson, Thomas M. Trent, Kevin G. Duesman
-
Patent number: 6117696Abstract: A circuit (10) for reading a voltage at a voltage source (14) of an integrated circuit (12). In one embodiment, the circuit (110) comprises a pass circuit (118) that has an input coupled to the node (114) of the integrated circuit (12). The circuit (110) provides a measurement of the voltage at the node (114) as an output to a pin (116). A reset circuit (122) is coupled to the pass circuit (118) and is operable to activate and reset the pass circuit (118). Finally, a pass control circuit (120) is coupled to provide an output signal to the pass circuit (118) that drives the pass circuit (118) when active to pass the voltage at the node (114) to the pin (116).Type: GrantFiled: February 27, 1998Date of Patent: September 12, 2000Assignee: Micron Technology, Inc.Inventors: Daniel R. Loughmiller, Joseph C. Sher, Kevin G. Duesman
-
Patent number: 6105152Abstract: Methods for testing semiconductor memory devices are performed during the writing and reading of test information to and from memory cells. During the tests, operational parameters such as commencement of timing signals and the voltage levels thereof which are employed to activate components of a memory device are controllably adjusted in an effort to intentionally imbalance or alter the voltage differential appearing on the bit lines. If the memory device has a defect, the voltage levels on the bit lines are altered to such a degree that the sense amplifier, although properly sensing the voltage differential, incorrectly senses the intended test information stored in the memory cells. As the parameters are manipulated, the test information written into the memory cells is compared with the test information written from the memory cell and error signals are generated when the information is not the same.Type: GrantFiled: March 20, 1997Date of Patent: August 15, 2000Assignee: Micron Technology, Inc.Inventors: Kevin G. Duesman, Edward J. Heitzeberg
-
Patent number: 6093933Abstract: Logic circuitry formed in street areas between adjacent fabricated electronic devices may be used as auxiliary or redundant components to salvage one or more otherwise defective devices. Logic circuitry is selectively coupled to the defective device(s) to directly replace or facilitate the replacement of defective components on one or more fabricated devices, thereby resulting in a single operable electronic device. The invention may be used to increase the production yield of electronic devices, particularly, semiconductor integrated circuits. The invention permits the fabrication of discretionary wiring during the normal metalization of semiconductor layers to interconnect electronic devices at the same time as the formation of the normal wiring/circuitry of the devices.Type: GrantFiled: March 16, 1998Date of Patent: July 25, 2000Assignee: Micron Technology, Inc.Inventors: Warren M. Farnworth, Kevin G. Duesman, Alan G. Wood
-
Patent number: 6088282Abstract: An antifuse bank (200) for an integrated circuit. The antifuse bank (200) includes a plurality of word lines (246) and digit lines (244) disposed to form an array. The antifuse bank (200) also includes a plurality of antifuse cells (230). Each antifuse cell (230) includes an antifuse (242) that is programmable to one of two fixed states. Each antifuse cell (230) also includes an access device (240) coupled to one of the word lines (246) and one of the digit lines (244) and coupled to the antifuse (242) of the antifuse cell (230). The antifuse bank (200) further includes an addressing circuit (248, 250) coupled to the array that selects an antifuse (242) of the array to be accessed. The antifuse bank (200) also includes a sensing circuit (228) coupled to the array that senses the state of the selected antifuse (242).Type: GrantFiled: July 26, 1999Date of Patent: July 11, 2000Assignee: Micron Technology, Inc.Inventors: Daniel R. Loughmiller, Kevin G. Duesman
-
Patent number: 6078100Abstract: The formation of routing traces on an external surface of a semiconductor device, such as a flip-chip, which has a plurality of ball or bump sites patterned in specific locations, wherein the ball or bump sites are in electrical communication with external communication traces which are used to route signals from the flip-chip integrated circuitry. Such external communication traces generally result in unused space on the exterior surface of the flip-chip. This unused space can be utilized for forming routing traces to connect portions of the internal circuitry of the flip-chip rather than forming such routing traces internally, for forming routing traces to connect two or more semiconductor dice, or for forming routing traces for use as repair mechanisms.Type: GrantFiled: January 13, 1999Date of Patent: June 20, 2000Assignee: Micron Technology, Inc.Inventors: Kevin G. Duesman, Warren M. Farnworth
-
Patent number: 6043564Abstract: A method for forming a semiconductor device comprises the steps of providing a semiconductor die having a plurality of pads thereon with at least one bond wire electrically coupled with one of the pads and providing a holder having a cavity therein. The die is placed in the cavity, then a layer of encapsulation is formed within the cavity to cover the die. Subsequently, the encapsulated die is removed from the cavity.Type: GrantFiled: October 20, 1998Date of Patent: March 28, 2000Assignee: Micron Technology, Inc.Inventors: J. Mike Brooks, Alan G. Wood, Kevin G. Duesman
-
Patent number: 6031727Abstract: According to the present invention, functional heat conducting planar layers within a printed circuit board (PCB) are corrugated to allow for enhanced heat dissipation. According to a preferred embodiment, at least one of the power and ground planes is at least partially corrugated to extract heat from the PCB. By corrugating heat conducting structures within the PCB, additional heat dissipating surface area is provided for the PCB without the need to provide any additional heat dissipating structure.Type: GrantFiled: October 26, 1998Date of Patent: February 29, 2000Assignee: Micron Technology, Inc.Inventors: Kevin G. Duesman, L. Jan Bissey
-
Patent number: 6015729Abstract: A multilayer decoupling capacitor structure is disclosed, having a first decoupling capacitor with one electrode formed in a conductively doped silicon substrate and a second electrode made of conductively doped polysliicon. A third bifurcated conductive layer disposed above the second electrode in conjunction with a fourth conductive layer above the third layer form a second and third decoupling capacitor. The first decoupling capacitor serves to decouple circuitry associated with dynamic random access memory cells, while the second and third decoupling capacitors provide decoupling for further circuitry.Type: GrantFiled: August 28, 1997Date of Patent: January 18, 2000Assignee: Micron Technology, Inc.Inventors: Brian M. Shirley, Stephen L. Casper, Tyler A. Lowrey, Kevin G. Duesman
-
Patent number: 6002590Abstract: A circuit board has traces attached to a flexible trace surface such that the traces can be displaced in a direction of thermal expansion of a component attached to the traces without causing the failure of the solder joint between the component and the trace. In one embodiment, the printed circuit board substrate is etched away in areas not covered by the traces such that flexible protuberances are formed from the substrate underneath the traces. In one method for constructing such a circuit board, a conductive layer is deposited on the printed circuit board substrate. The conductive layer is then etched to form conductive traces. The printed circuit board substrate is then selectively etched using the traces as a mask for etching the printed circuit board substrate. In a second printed circuit board embodiment, a flexible layer of a material is deposited onto the printed circuit board substrate. The traces are then formed on top of the flexible layer.Type: GrantFiled: March 24, 1998Date of Patent: December 14, 1999Assignee: Micron Technology, Inc.Inventors: Warren M. Farnworth, Kevin G. Duesman
-
Patent number: 5991904Abstract: A circuit transfers data in an array of memory cells arranged in rows and columns. The circuit includes a plurality of row lines, a plurality of pairs of complementary digit lines, and an array of memory cells, each memory cell having a control terminal coupled to one of the row lines and a data terminal coupled to one of the complementary digit lines of one of the pairs of complementary digit lines responsive to a row enable signal on the row line of the row corresponding to the memory cell. A plurality of sense amplifiers are included in the circuit, each sense amplifier coupled to an associated pair of first and second complementary digit lines which senses a voltage differential between the first and second complementary digit lines and, in response to the sensed voltage differential, drives the first and second complementary digit lines to voltage levels corresponding to complementary logic states.Type: GrantFiled: February 28, 1997Date of Patent: November 23, 1999Assignee: Micron Technology, Inc.Inventor: Kevin G. Duesman
-
Patent number: 5977763Abstract: A circuit (10) for reading a voltage at a voltage source (14) of an integrated circuit (12). In one version, the circuit (110) involves a pass circuit (118) that has an input coupled to the node (114) of the integrated circuit (12). The circuit (110) provides a measurement of the voltage at the node (114) as an output to a pin (116). A reset circuit (122) is coupled to the pass circuit (118) and is operable to activate and reset the pass circuit (118). Finally, a pass control circuit (120) is coupled to provide an output signal to the pass circuit (118) that drives the pass circuit (118) when active to pass the voltage at the node (114) to the pin (116).Type: GrantFiled: February 27, 1996Date of Patent: November 2, 1999Assignee: Micron Technology, Inc.Inventors: Daniel R. Loughmiller, Joseph C. Sher, Kevin G. Duesman
-
Patent number: 5956275Abstract: An array of memory cells are arranged in rows and columns. The array includes a plurality of cell plates that are each coupled to at least one of the memory cells. A generator produces a bias voltage. A plurality of isolation circuits are each coupled between the generator and one or more of the cell plates. Each isolation circuit provides the bias voltage to the cell plate or plates to which the isolation circuit is coupled. The cell plates may be coupled to memory cells from a plurality of the columns. Additionally, each of the isolation circuits may selectively provide, in response to a control signal, the bias voltage to the cell plate or plates to which the isolation circuit is coupled.Type: GrantFiled: June 9, 1998Date of Patent: September 21, 1999Assignee: Micron Technology, Inc.Inventor: Kevin G. Duesman
-
Patent number: 5949730Abstract: A helper flip-flop device is coupled to a pair of I/O DIGIT lines in a DC bias current sensing based dynamic random access memory (DRAM) device for ensuring that one of the DIGIT lines returns to as low a voltage as possible following a memory access. A sense amplifier is coupled to the I/O lines to amplify the differential voltage appearing on the lines following access of a memory cell. The helper flip-flop, when activated at the same time the DC bias is removed, sinks current from the low line to ground, effectively reducing its voltage to near ground to allow faster release of the row access signal.Type: GrantFiled: August 18, 1998Date of Patent: September 7, 1999Assignee: Micron Technology Inc.Inventors: Brian M. Shirley, Kevin G. Duesman
-
Patent number: 5936908Abstract: An antifuse bank (200) for an integrated circuit. The antifuse bank (200) includes a plurality of word lines (246) and digit lines (244) disposed to form an array. The antifuse bank (200) also includes a plurality of antifuse cells (230). Each antifuse cell (230) includes an antifuse (242) that is programmable to one of two fixed states. Each antifuse cell (230) also includes an access device (240) coupled to one of the word lines (246) and one of the digit lines (244) and coupled to the antifuse (242) of the antifuse cell (230). The antifuse bank (200) further includes an addressing circuit (248, 250) coupled to the array that selects an antifuse (242) of the array to be accessed. The antifuse bank (200) also includes a sensing circuit (228) coupled to the array that senses the state of the selected antifuse (242).Type: GrantFiled: September 1, 1998Date of Patent: August 10, 1999Assignee: Micron Technology, Inc.Inventors: Daniel R. Loughmiller, Kevin G. Duesman
-
Patent number: 5920516Abstract: A memory device module in a package having externally accessible contacts includes multiple integrated memory circuits accessible to external circuitry exclusively through the contacts. An accessing circuit for each memory circuit accesses memory cells in the memory circuit for communication with the external circuitry. Each accessing circuit can be enabled to access redundant memory cells instead of inoperative memory cells by an enabling signal. An enabling circuit for each accessing circuit can output the enabling signal in response to receiving a unique set of input signals from external circuitry. Each unique set is selected with fuses in each enabling circuit, and includes row and column address strobe signals and a data signal. Upon receiving its unique set, one of the enabling circuits advantageously enables its associated accessing circuit to access redundant memory cells without the accessing circuits of the other memory circuits also being so enabled.Type: GrantFiled: March 12, 1998Date of Patent: July 6, 1999Assignee: Micron Technology, Inc.Inventors: Gary R. Gilliam, Kevin G. Duesman, Leland R. Nevill