Patents by Inventor Nikola Nedovic
Nikola Nedovic has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20120269514Abstract: In one embodiment, a first module of a server system modulates a common-source optical signal to generate a modulated optical data signal, transmits the modulated optical data signal to a second module of the server system via an optical link, and the second module demodulates the optical data signal using a coherent detection technique using the common-source optical signal.Type: ApplicationFiled: April 25, 2011Publication date: October 25, 2012Applicant: FUJITSU LIMITEDInventor: Nikola Nedovic
-
Patent number: 8258885Abstract: In one embodiment, a method includes generating, by a LCVCO, a first signal having a first phase based on a resonant frequency of a first LC tank; generating, by a second LCVCO, a second periodic signal having a second phase based on a resonant frequency of a second LC tank; determining a phase offset between the first LC tank and the second LC tank based on the first and second signals; generating a first output signal and a second output signal based on the determined phase offset; and adjusting the phase offset such that the phase offset is substantially equal to a predetermined phase offset. In one embodiment, the adjusting comprises modulating a first impedance of the first LC tank based on the first output signal, and/or modulating a second impedance of the second LC tank based on the second output signal.Type: GrantFiled: August 9, 2010Date of Patent: September 4, 2012Assignee: Fujitsu LimitedInventor: Nikola Nedovic
-
Patent number: 8258887Abstract: In one embodiment, a circuit comprises a first inductor-capacitor based voltage-controlled oscillator (LCVCO) generating a first periodic signal with a first frequency and a first phase and a second LCVCO generating a second periodic signal with a second frequency and a second phase, and the second phase is offset relative to the first phase by a 90 degrees offset.Type: GrantFiled: April 25, 2011Date of Patent: September 4, 2012Assignee: Fujitsu LimitedInventor: Nikola Nedovic
-
Patent number: 8228105Abstract: In one embodiment, a method includes generating two or more clock signals, sequentially selecting each one of the clock signals, and adjusting the respective clock duty cycle of the selected one of the clock signals until it substantially matches a predetermined clock duty cycle. The adjustment of the respective clock duty cycle includes generating a control signal based on the respective clock duty cycle, generating a duty-cycle-distortion (DCD) correction signal based on the control signal, adjusting the respective clock duty cycle of the selected one of the clock signals based on the DCD correction signal, and adjusting the control and DCD correction signals and re-adjusting the respective clock duty cycle of the selected one of the clock signals until the respective clock duty cycle of the selected one of the clock signals substantially matches the predetermined clock duty cycle.Type: GrantFiled: July 21, 2010Date of Patent: July 24, 2012Assignee: Fujitsu LimitedInventors: Scott McLeod, Nikola Nedovic
-
Publication number: 20120177162Abstract: In one embodiment, a circuit includes a first mixer cell and a second mixer cell that each have respectively a first cell input, a second cell input, and a cell output. The circuit includes a first circuit input configured to receive a first input signal having a first phase. The first circuit input is connected to the first cell input of the first mixer cell and the second cell input of the second mixer cell. The circuit includes a second circuit input configured to receive a second input signal having a second phase separated from the first phase by a nominal value. The second circuit input is connected to the second cell input of the first mixer cell and the first cell input of the second mixer cell.Type: ApplicationFiled: March 20, 2012Publication date: July 12, 2012Applicant: Fujitsu LimitedInventors: Nikola Nedovic, H. Anders Kristensson, William W. Walker
-
Patent number: 8139701Abstract: In one embodiment, a method includes receiving N input streams; generating a recovered clock signal based on the input data bits in the N input streams, the recovered clock signal having a clock frequency and a recovered clock phase; generating a clock signal for each one of the N input streams based on the recovered clock signal having the clock frequency and a respective phase at a respective phase offset relative to the recovered clock phase; detecting a phase difference between each of the N input bit streams and the respective N clock signals; and adjusting the phases of the N clock signals to eliminate the respective phase differences, the adjusting comprising shifting the N respective clock phase offsets such that each of the N clock signals is locked to the input data bits in the respective one of the N input streams.Type: GrantFiled: August 5, 2010Date of Patent: March 20, 2012Assignee: Fujitsu LimitedInventor: Nikola Nedovic
-
Patent number: 8138798Abstract: In one embodiment, a circuit includes a first circuit input for receiving a first input signal having a first phase; a second circuit input for receiving a second input signal having a second phase; a circuit output for outputting a circuit output signal; a first mixer cell comprising a first mixer cell input, a second mixer cell input, and a first mixer cell output; and a second mixer cell comprising a third mixer cell input, a fourth mixer cell input, and a second mixer cell output. The first circuit input is connected to the first and second mixer cell inputs, the second circuit input is connected to the second and fourth mixer cell inputs, and the first and second mixer cell outputs are combined to provide the circuit output. The current of the circuit output signal is proportional to a phase offset between the first and second phases.Type: GrantFiled: July 29, 2009Date of Patent: March 20, 2012Assignee: Fujitsu LimitedInventors: Nikola Nedovic, H. Anders Kristensson, William W. Walker
-
Publication number: 20120032745Abstract: In one embodiment, a method includes generating, by a LCVCO, a first signal having a first phase based on a resonant frequency of a first LC tank; generating, by a second LCVCO, a second periodic signal having a second phase based on a resonant frequency of a second LC tank; determining a phase offset between the first LC tank and the second LC tank based on the first and second signals; generating a first output signal and a second output signal based on the determined phase offset; and adjusting the phase offset such that the phase offset is substantially equal to a predetermined phase offset. In one embodiment, the adjusting comprises modulating a first impedance of the first LC tank based on the first output signal, and/or modulating a second impedance of the second LC tank based on the second output signal.Type: ApplicationFiled: August 9, 2010Publication date: February 9, 2012Applicant: FUJITSU LIMITEDInventor: Nikola Nedovic
-
Publication number: 20120033773Abstract: In one embodiment, a method includes receiving N input streams; generating a recovered clock signal based on the input data bits in the N input streams, the recovered clock signal having a clock frequency and a recovered clock phase; generating a clock signal for each one of the N input streams based on the recovered clock signal having the clock frequency and a respective phase at a respective phase offset relative to the recovered clock phase; detecting a phase difference between each of the N input bit streams and the respective N clock signals; and adjusting the phases of the N clock signals to eliminate the respective phase differences, the adjusting comprising shifting the N respective clock phase offsets such that each of the N clock signals is locked to the input data bits in the respective one of the N input streams.Type: ApplicationFiled: August 5, 2010Publication date: February 9, 2012Applicant: FUJITSU LIMITEDInventor: Nikola Nedovic
-
Publication number: 20120023380Abstract: In one embodiment, a method includes receiving input data bits over data channels; receiving deskew channel bits constituting frames that each comprise ones of the input data bits; determining frame boundaries; mapping each of the input data bits in each of the frames to one of the data channels; for each set of the frames, comparing the input data bits in the set with the input data bits in the corresponding input data words; determining relative delays among the data channels and the deskew channel; when non-zero delays are determined, rearranging the input data bits to reduce the delays; and when it is determined that one or more of the data channels have a delay of greater than a predetermined number of data-channel clock periods relative to a particular data channel, delaying input data bits in the particular data channel by an additional number of input data bits.Type: ApplicationFiled: July 21, 2010Publication date: January 26, 2012Applicant: FUJITSU LIMITEDInventors: Samir Parikh, Nikola Nedovic, William W. Walker
-
Publication number: 20120019299Abstract: In one embodiment, a method includes generating two or more clock signals, sequentially selecting each one of the clock signals, and adjusting the respective clock duty cycle of the selected one of the clock signals until it substantially matches a predetermined clock duty cycle. The adjustment of the respective clock duty cycle includes generating a control signal based on the respective clock duty cycle, generating a duty-cycle-distortion (DCD) correction signal based on the control signal, adjusting the respective clock duty cycle of the selected one of the clock signals based on the DCD correction signal, and adjusting the control and DCD correction signals and re-adjusting the respective clock duty cycle of the selected one of the clock signals until the respective clock duty cycle of the selected one of the clock signals substantially matches the predetermined clock duty cycle.Type: ApplicationFiled: July 21, 2010Publication date: January 26, 2012Applicant: FUJITSU LIMITEDInventors: Scott McLeod, Nikola Nedovic
-
Patent number: 8090064Abstract: In one embodiment, a method includes receiving a data signal comprising a plurality of bits. The method further includes generating a clock signal. A plurality of samples is acquired from the data signal at a sampling rate determined by the clock signal and it is determined whether a transition point from a first bit in the plurality of bits to a second bit in the plurality of bits occurs within the plurality of samples. If it is determined that the transition point occurs within the plurality of samples, a state machine comprising a plurality of states transitions from a first state to a second state. If the second state indicates a non-zero amount of phase displacement between the clock signal and the data signal, the clock signal is adjusted to correlate with the data signal.Type: GrantFiled: January 30, 2008Date of Patent: January 3, 2012Assignee: Fujitsu LimitedInventors: Hirotaka Tamura, Nikola Nedovic, William W. Walker
-
Patent number: 8058914Abstract: In one embodiment, a circuit includes a first circuit input for receiving a first reference signal having a first phase; a second circuit input for receiving a second reference signal having a second phase; a third circuit input for receiving a target phase signal; a circuit output for outputting an output signal; a first multiplying mixer cell (MMC) comprising a first MMC input, a second MMC input, and a first MMC output; a second MMC comprising a third MMC input, a fourth MMC input, and a second MMC output.Type: GrantFiled: July 29, 2009Date of Patent: November 15, 2011Assignee: Fujitsu LimitedInventors: H. Anders Kristensson, Nestor Tzartzanis, Nikola Nedovic, William W. Walker
-
Publication number: 20100241918Abstract: In one embodiment, a method includes receiving a first input stream, generating a first clock, sampling the first input stream based on the first clock, detecting a first phase difference between the first input stream and the first clock to generate a clock-correction signal and a first select signal, and generating a first recovered stream based on the first select signal. The method may additionally include receiving a second input stream, generating a second clock, sampling the second input stream based on the second clock, detecting a second phase difference between the second input stream and the second clock to generate a clock-correction signal and a second select signal, and generating a second recovered stream based on the second select signal. The method may further include adjusting the clocks based on the first and second clock-correction signals and combining the first and second recovered data streams to generate an output.Type: ApplicationFiled: March 22, 2010Publication date: September 23, 2010Applicant: FUJITSU LIMITEDInventor: Nikola Nedovic
-
Publication number: 20100104057Abstract: In one embodiment, a method includes receiving first and second input streams comprising first and second input data bits, respectively. The method includes generating first and second recovered clocks based on the first and second input streams, respectively. The method includes retiming and demultiplexing the first and second input data bits to generate n first recovered streams and n second recovered streams, respectively, each comprising first and second recovered data bits, respectively. The method further includes determining a phase difference between the first and second recovered clocks; aligning the first recovered data bits with the second recovered data bits based at least in part on a value of n and the phase difference; combining the first and second recovered data bits to generate an output stream; and retiming the first and second recovered data bits in the output stream based on either the first or second recovered clock.Type: ApplicationFiled: July 27, 2009Publication date: April 29, 2010Applicant: Fujitsu LimitedInventors: Nikola Nedovic, Nestor Tzartzanis, William W. Walker, Hirotaka Tamura
-
Publication number: 20100091925Abstract: In one embodiment, a method includes accessing a reference clock having a reference clock frequency and reference clock phase; generating an output clock having an output clock phase and output clock frequency that is a function of an analog control voltage setting and a frequency gain curve; fixing the analog control voltage setting to a predetermined voltage; selecting one of the frequency gain curves within a predetermined frequency range of the reference clock frequency at the analog control voltage setting; adjusting the analog control voltage setting to adjust the output clock frequency to be within another predetermined frequency range of the reference clock frequency; and adjusting the output clock phase to be within a predetermined phase range of an input data phase of the input data stream.Type: ApplicationFiled: July 27, 2009Publication date: April 15, 2010Applicant: Fujitsu LimitedInventors: Nikola Nedovic, Nestor Tzartzanis, William W. Walker
-
Publication number: 20100090733Abstract: In one embodiment, a circuit includes a first circuit input for receiving a first reference signal having a first phase; a second circuit input for receiving a second reference signal having a second phase; a third circuit input for receiving a target phase signal; a circuit output for outputting an output signal; a first multiplying mixer cell (MMC) comprising a first MMC input, a second MMC input, and a first MMC output; a second MMC comprising a third MMC input, a fourth MMC input, and a second MMC output.Type: ApplicationFiled: July 29, 2009Publication date: April 15, 2010Applicant: Fujitsu LimitedInventors: H. Anders Kristensson, Nestor Tzartzanis, Nikola Nedovic, William W. Walker
-
Publication number: 20100090723Abstract: In one embodiment, a circuit includes a first circuit input for receiving a first input signal having a first phase; a second circuit input for receiving a second input signal having a second phase; a circuit output for outputting a circuit output signal; a first mixer cell comprising a first mixer cell input, a second mixer cell input, and a first mixer cell output; and a second mixer cell comprising a third mixer cell input, a fourth mixer cell input, and a second mixer cell output. The first circuit input is connected to the first and second mixer cell inputs, the second circuit input is connected to the second and fourth mixer cell inputs, and the first and second mixer cell outputs are combined to provide the circuit output. The current of the circuit output signal is proportional to a phase offset between the first and second phases.Type: ApplicationFiled: July 29, 2009Publication date: April 15, 2010Applicant: Fujitsu LimitedInventors: Nikola Nedovic, H. Anders Kristensson, William W. Walker
-
Publication number: 20100091927Abstract: In one embodiment, a circuit includes a voltage-controlled oscillator (VCO) configured to generate k first clock signals that each have a first phase based on a charge-pump control voltage signal; one or more phase interpolators (PIs) configured to receive the k first clock signals and one or more first feedback controls signals and generate m second clock signals that each have a second phase based on the k first clock signals and the one or more first feedback control signals; a first phase detector (PD) configured to receive the m second clock signals and generate the one or more first feedback control signals based on the m second clock signals; a second PD configured to generate one or more second feedback control signals based on the m second clock signals; and a charge pump configured to output the charge-pump control voltage signal based on the second feedback control signals.Type: ApplicationFiled: July 29, 2009Publication date: April 15, 2010Applicant: Fujitsu LimitedInventors: William W. Walker, H. Anders Kristensson, Nikola Nedovic, Nestor Tzartzanis
-
Publication number: 20100085086Abstract: In one embodiment, a method is described that includes receiving a first clock signal and a second clock signal; dividing the first clock signal by a value of n to generate a divided first clock signal; sampling the frequency detector the divided first clock signal with the second clock signal to generate a plurality of samples; generating a first adjustment signal if more than a predetermined number of consecutive samples in a set of consecutive samples have identical logical values; and generating a second adjustment signal if less than the predetermined number of consecutive samples in the set of consecutive samples have identical logical values.Type: ApplicationFiled: July 27, 2009Publication date: April 8, 2010Applicant: Fujitsu LimitedInventors: Nikola Nedovic, Nestor Tzartzanis, William W. Walker