Patents by Inventor Paul Chang
Paul Chang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8770901Abstract: A spindle control system for a milling machine is provided. The milling machine includes a column, an overarm, a spindle for mounting a cutter, a first motor mounted on the column for driving movement of the overarm, and a second motor mounted on the overarm for driving rotation of the spindle. The spindle control system includes a distance sensor and a temperature sensor, each to be mounted on the overarm and to be disposed proximate to the end portion of the spindle. The spindle control system further includes a central control unit for determining a compensation parameter based on the displacement sensed by the distance sensor and the temperature sensed by the temperature sensor, and for controlling movement of the overarm by the first motor through a compensation distance based on the compensation parameter to compensate for at least one of the cutter deformation and the spindle deformation.Type: GrantFiled: May 18, 2011Date of Patent: July 8, 2014Assignees: Buffalo Machinery Company Limited, The Department of Electrical Engineering, National Chang-Hua University of EducationInventors: Chia-Hui Tang, Yu-Lin Juan, Jin-Jia Chen, Tsair-Rong Chen, Paul Chang
-
Patent number: 8764357Abstract: A milling machine has a carriage, a main spindle seat extending along an axis, and a motor operable to drive displacement of the main spindle seat relative to the carriage along the axis. A deflection correction system includes a control unit, a displacement sensor, at least one pressure cylinder, and a pressure sensor. The pressure cylinder includes a cylinder body, and a control rod extended retractably into the cylinder body. The control unit is configured to determine a pressure range as a function of displacement detected by the displacement sensor, and to maintain fluid pressure in the pressure cylinder within a pressure range, thereby controlling the control rod via the cylinder body to position the second end portion of the main spindle seat relative to the axis.Type: GrantFiled: June 14, 2011Date of Patent: July 1, 2014Assignees: Buffalo Machinery Company Limited, The Department of Engineering, National Chang-Hua University of EducationInventors: Kun-Fang Huang, Tsair-Rong Chen, Chia-Hui Tang, Wen-Ren Yang, Paul Chang
-
Patent number: 8754403Abstract: A method of forming a self-aligned device is provided and includes depositing carbon nanotubes (CNTs) onto a crystalline dielectric substrate, isolating a portion of the crystalline dielectric substrate encompassing a location of the CNTs, forming gate dielectric and gate electrode gate stacks on the CNTs while maintaining a structural integrity thereof and forming epitaxial source and drain regions in contact with portions of the CNTs on the crystalline dielectric substrate that are exposed from the gate dielectric and gate electrode gate stacks.Type: GrantFiled: August 2, 2012Date of Patent: June 17, 2014Assignee: International Business Machines CorporationInventors: Josephine B. Chang, Paul Chang, Vijay Narayanan, Jeffrey W. Sleight
-
Publication number: 20140151756Abstract: A stressed single crystalline epitaxial semiconductor layer having a first type stress is formed on a single crystalline substrate layer. First and second semiconductor fins are formed by patterning the stressed single crystalline epitaxial semiconductor layer. A center portion of each first semiconductor fin is undercut to form a recessed region, while the bottom surface of each second semiconductor fin maintains epitaxial registry with the single crystalline substrate layer. The center portion of each first semiconductor fin is under a second type of stress, which is the opposite of the first type of stress. A first field effect transistor formed on the first semiconductor fins can include first channels under the second type of stress along direction of current flow, and a second field effect transistor formed on the second semiconductor fins can include second channels under the first type of stress along the direction of current flow.Type: ApplicationFiled: December 3, 2012Publication date: June 5, 2014Applicant: International Business Machines CorporationInventors: Josephine B. Chang, Paul Chang, Michael A. Guillorn, Amlan Majumdar
-
Publication number: 20140131817Abstract: Disposable gate structures are formed on a semiconductor substrate. A planarization dielectric layer is deposited over the disposable gate structures and planarized to provide a top surface that is coplanar with top surface of the disposable gate structures. The planarization dielectric layer at this point includes gap-fill keyholes between narrowly spaced disposable gate structures. A printable dielectric layer is deposited over the planarization dielectric layer to fill the gap-fill keyholes. Areas of the printable dielectric layer over the gap-fill keyholes are illuminated with radiation that cross-links cross-linkable bonds in the material of the printable dielectric layer. Non-crosslinked portions of the printable dielectric layer are subsequently removed selective to crosslinked portions of the printable dielectric layer, which fills at least the upper portion of each gate-fill keyhole. The disposable gate structures are removed to form gate cavities.Type: ApplicationFiled: January 17, 2014Publication date: May 15, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Paul Chang, Josephine B. Chang, Michael A. Guillorn, Jeffrey W. Sleight
-
Publication number: 20140123097Abstract: A system, method and computer program product for implementing a quiescent current leakage specific model into semiconductor device design and circuit design flows. The leakage model covers all device geometries with wide temperature and voltage ranges and, without the need for stacking factor calculations nor spread sheet based IDDQ calculations. The leakage model for IDDQ calculation incorporates further parasitic and proximity effects. The leakage model implements leakage calculations at different levels of testing, e.g., from a single device to a full chip design, and are integrated within one single model. The leakage model implements leakage calculations at different levels of testing with the leverage of a single switch setting. The implementation is via a hardware definition language code or object oriented code that can be compiled and operated using a netlist of interest, e.g., for conducting a performance analysis.Type: ApplicationFiled: January 6, 2014Publication date: May 1, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Paul Chang, Jie Deng, Terrence B. Hook, Sim Y. Loo, Anda C. Mocuta, Jeae-Eun Park, Kern Rim, Xiaojun Yu
-
Patent number: 8703576Abstract: Disposable gate structures are formed on a semiconductor substrate. A planarization dielectric layer is deposited over the disposable gate structures and planarized to provide a top surface that is coplanar with top surface of the disposable gate structures. The planarization dielectric layer at this point includes gap-fill keyholes between narrowly spaced disposable gate structures. A printable dielectric layer is deposited over the planarization dielectric layer to fill the gap-fill keyholes. Areas of the printable dielectric layer over the gap-fill keyholes are illuminated with radiation that cross-links cross-linkable bonds in the material of the printable dielectric layer. Non-crosslinked portions of the printable dielectric layer are subsequently removed selective to crosslinked portions of the printable dielectric layer, which fills at least the upper portion of each gate-fill keyhole. The disposable gate structures are removed to form gate cavities.Type: GrantFiled: September 14, 2011Date of Patent: April 22, 2014Assignee: International Business Machines CorporationInventors: Paul Chang, Josephine B. Chang, Michael A. Guillorn, Jeffrey W. Sleight
-
Publication number: 20140065774Abstract: Fin-defining mask structures are formed over a semiconductor material layer having a first semiconductor material and a disposable gate structure is formed thereupon. A gate spacer is formed around the disposable gate structure and physically exposed portions of the fin-defining mask structures are subsequently removed. The semiconductor material layer is recessed employing the disposable gate structure and the gate spacer as an etch mask to form recessed semiconductor material portions. Embedded planar source/drain stressors are formed on the recessed semiconductor material portions by selective deposition of a second semiconductor material having a different lattice constant than the first semiconductor material. After formation of a planarization dielectric layer, the disposable gate structure is removed. A plurality of semiconductor fins are formed employing the fin-defining mask structures as an etch mask. A replacement gate structure is formed on the plurality of semiconductor fins.Type: ApplicationFiled: November 11, 2013Publication date: March 6, 2014Applicant: International Business Machines CorporationInventors: Josephine B. Chang, Paul Chang, Michael A. Guillorn, Jeffrey W. Sleight
-
Patent number: 8652916Abstract: A method of forming a semiconductor structure, including forming a gate structure on a substrate; performing a first angled implantation on a first side of the gate structure to form a first doped region in the substrate, the first doped region partially extends within a channel of the gate structure and the gate structure blocks the first angled implantation from affecting the substrate on a second side of the gate structure; forming sidewall spacers on sidewalls of the gate; and forming a second doped region in the substrate on the second side of the gate, spaced apart from the channel.Type: GrantFiled: March 22, 2012Date of Patent: February 18, 2014Assignee: International Business Machines CorporationInventors: Roger A. Booth, Jr., Paul Chang, Kangguo Cheng, Chengwen Pei, William R. Tonti
-
Patent number: 8653765Abstract: In a method and module for controlling rotation of a motorized spindle driven by a driving unit, a sensing unit senses vibration of the spindle and generates a voltage signal corresponding to the vibration of the spindle. A processing unit receives the voltage signal from the sensing unit, generates an adjusting ratio equal to a reference voltage corresponding to a predetermined vibration level of the spindle by the voltage signal upon detecting that the voltage signal is greater than the reference voltage and is less than a predetermined threshold voltage that is greater than the reference voltage, and outputs a control signal corresponding to the adjusting ratio to the driving unit such that the driving unit reduces a rotation speed of the spindle by the adjusting ratio in response to the control signal from the processing unit.Type: GrantFiled: July 29, 2011Date of Patent: February 18, 2014Assignees: Buffalo Machinery Co., Ltd, The Department of Electrical Engineering National Chang-Hua University of EducationInventors: Paul Chang, Tsair-Rong Chen, Jeen-Sheen Row, Chin-Sheng Lu
-
Publication number: 20140042147Abstract: A terminal for mechanical support of a heating element, includes a base device, a mounting device, the mounting device adapted to support the heating element, and a support device connecting the base device to the mounting device, the support device allowing displacement of the heating element about a radial axis and less than about 10% displacement of the heating element about a tangential and/or axial axis.Type: ApplicationFiled: August 7, 2012Publication date: February 13, 2014Applicants: VEECO INSTRUMENTS INC., PLANSEE SEInventors: ARNO PLANKENSTEINER, CHRISTIAN FEIST, VADIM BOGUSLAVSKIY, ALEXANDER I. GURARY, CHENGHUNG PAUL CHANG
-
Patent number: 8637371Abstract: Non-planar Metal Oxide Field Effect Transistors (MOSFETs) and methods for making non-planar MOSFETs with asymmetric, recessed source and drains having improved extrinsic resistance and fringing capacitance. The methods include a fin-last, replacement gate process to form the non-planar MOSFETs and employ a retrograde metal lift-off process to form the asymmetric source/drain recesses. The lift-off process creates one recess which is off-set from a gate structure while a second recess is aligned with the structure. Thus, source/drain asymmetry is achieved by the physical structure of the source/drains, and not merely by ion implantation. The resulting non-planar device has a first channel of a fin contacting a substantially undoped area on the drain side and a doped area on the source side, thus the first channel is asymmetric. A channel on atop surface of a fin is symmetric because it contacts doped areas on both the drain and source sides.Type: GrantFiled: February 16, 2012Date of Patent: January 28, 2014Assignee: International Business Machines CorporationInventors: Josephine B Chang, Paul Chang, Michael A Guillorn, Chung-hsun Lin, Jeffrey W Sleight
-
Patent number: 8626480Abstract: A system, method and computer program product for implementing a quiescent current leakage specific model into semiconductor device design and circuit design flows. The leakage model covers all device geometries with wide temperature and voltage ranges and, without the need for stacking factor calculations nor spread sheet based IDDQ calculations. The leakage model for IDDQ calculation incorporates further parasitic and proximity effects. The leakage model implements leakage calculations at different levels of testing, e.g., from a single device to a full chip design, and are integrated within one single model. The leakage model implements leakage calculations at different levels of testing with the leverage of a single switch setting. The implementation is via a hardware definition language code or object oriented code that can be compiled and operated using a netlist of interest, e.g., for conducting a performance analysis.Type: GrantFiled: October 6, 2009Date of Patent: January 7, 2014Assignee: International Business Machines CorporationInventors: Paul Chang, Jie Deng, Terrence B. Hook, Sim Y. Loo, Anda C. Mocuta, Jae-Eun Park, Kern Rim, Xiaojun Yu
-
Publication number: 20130320399Abstract: Fin-defining mask structures are formed over a semiconductor material layer having a first semiconductor material and a disposable gate structure is formed thereupon. A gate spacer is formed around the disposable gate structure and physically exposed portions of the fin-defining mask structures are subsequently removed. The semiconductor material layer is recessed employing the disposable gate structure and the gate spacer as an etch mask to form recessed semiconductor material portions. Embedded planar source/drain stressors are formed on the recessed semiconductor material portions by selective deposition of a second semiconductor material having a different lattice constant than the first semiconductor material. After formation of a planarization dielectric layer, the disposable gate structure is removed. A plurality of semiconductor fins are formed employing the fin-defining mask structures as an etch mask. A replacement gate structure is formed on the plurality of semiconductor fins.Type: ApplicationFiled: May 30, 2012Publication date: December 5, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Josephine B. Chang, Paul Chang, Michael A. Guillorn, Jeffrey W. Sleight
-
Patent number: 8598827Abstract: A control system of a milling machine is disclosed. The milling machine has an overarm, a spindle connected to a cutter, a spindle motor, and an X-axis motor, a Y-axis motor and a Z-axis motor. The control system includes a vibration sensor for detecting a vibration level of the spindle. The control system also includes a central control unit configured to adjust a rotation speed of at least one of the X-axis motor, the Y-axis motor, and the Z-axis motor to bring a load current of at least one of the motors to be within a corresponding current range, and configured to adjust a rotation speed of the spindle motor to bring the vibration level to be within a vibration range.Type: GrantFiled: June 2, 2011Date of Patent: December 3, 2013Assignees: Buffalo Machinery Company Limited, The Department of Electrical Engineering, National Chang-Hua University of EducationInventors: Chia-Hui Tang, Chau-Shing Wang, Yu-Lin Juan, Tsair-Rong Chen, Paul Chang
-
Patent number: 8586449Abstract: Raised isolation structures can be formed at the same level as semiconductor fins over an insulator layer. A template material layer can be conformally deposited to fill the gaps among the semiconductor fins within each cluster of semiconductor fins on an insulator layer, while the space between adjacent clusters is not filled. After an anisotropic etch, discrete template material portions can be formed within each cluster region, while the buried insulator is physically exposed between cluster regions. A raised isolation dielectric layer is deposited and planarized to form raised isolation structures employing the template material portions as stopping structures. After removal of the template material portions, a cluster of semiconductor fins are located within a trench that is self-aligned to outer edges of the cluster of semiconductor fins. The trench can be employed to confine raised source/drain regions to be formed on the cluster of semiconductor fins.Type: GrantFiled: September 5, 2012Date of Patent: November 19, 2013Assignee: International Business Machines CorporationInventors: Josephine B. Chang, Paul Chang, Michael A. Guillorn, Effendi Leobandung
-
Publication number: 20130288434Abstract: A disposable material layer is first deposited on a graphene layer or a carbon nanotube (CNT). The disposable material layer includes a material that is less inert than graphene or CNT so that a contiguous dielectric material layer can be deposited at a target dielectric thickness without pinholes therein. A gate stack is formed by patterning the contiguous dielectric material layer and a gate conductor layer deposited thereupon. The disposable material layer shields and protects the graphene layer or the CNT during formation of the gate stack. The disposable material layer is then removed by a selective etch, releasing a free-standing gate structure. The free-standing gate structure is collapsed onto the graphene layer or the CNT below at the end of the selective etch so that the bottom surface of the contiguous dielectric material layer contacts an upper surface of the graphene layer or the CNT.Type: ApplicationFiled: June 21, 2013Publication date: October 31, 2013Inventors: Josephine B. Chang, Paul Chang, Michael A. Guillorn, Philip S. Waggoner
-
Patent number: 8557648Abstract: Semiconductor devices and methods that include forming a fin field effect transistor by defining a fin hardmask on a semiconductor layer, forming a dummy structure over the fin hardmask to establish a planar area on the semiconductor layer, removing a portion of the fin hardmask that extends beyond the dummy structure, etching a semiconductor layer adjacent to the dummy structure to produce recessed source and drain regions, removing the dummy structure, etching the semiconductor layer in the planar area to produce fins, and forming a gate stack over the fins.Type: GrantFiled: January 11, 2012Date of Patent: October 15, 2013Assignee: International Business Machines CorporationInventors: Josephine B. Chang, Paul Chang, Michael A. Guillorn, Chung-Hsun Lin, Jeffrey W. Sleight
-
Patent number: D695241Type: GrantFiled: March 20, 2012Date of Patent: December 10, 2013Assignee: Veeco Instruments Inc.Inventors: Alexander I. Gurary, Keng Moy, Chenghung Paul Chang
-
Patent number: D695242Type: GrantFiled: March 20, 2012Date of Patent: December 10, 2013Assignee: Veeco Instruments Inc.Inventors: Alexander I. Gurary, Keng Moy, Paul Chang