Patents by Inventor Pei-Yu Chou
Pei-Yu Chou has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20120184105Abstract: A method for forming openings is provided. First, a substrate with a silicon-containing photo resist layer thereon is provided. Second, a first photo resist pattern is formed on the silicon-containing photo resist layer. Later, a first etching procedure is carried out on the silicon-containing photo resist layer to form a plurality of first openings by using the first photo resist pattern as an etching mask. Next, a second photo resist pattern is formed on the silicon-containing photo resist layer. Then, a second etching procedure is carried out on the silicon-containing photo resist layer to form a plurality of second openings by using the second photo resist pattern as an etching mask.Type: ApplicationFiled: March 27, 2012Publication date: July 19, 2012Inventors: Pei-Yu Chou, Jiunn-Hsiung Liao
-
Patent number: 8168374Abstract: A method of forming a contact hole is provided. A pattern is formed in a photo resist layer. The pattern is exchanged into a silicon photo resist layer to form a first opening. Another pattern is formed in another photo resist layer. The pattern is exchanged into a silicon photo resist layer to form a second opening. The pattern having the first, and second openings is exchanged into the interlayer dielectric layer, and etching stop layer to form the contact hole. The present invention has twice exposure processes and twice etching processes to form the contact hole having small distance.Type: GrantFiled: August 12, 2010Date of Patent: May 1, 2012Assignee: United Microelectronics Corp.Inventors: Pei-Yu Chou, Jiunn-Hsiung Liao
-
Patent number: 8164141Abstract: An opening structure includes a semiconductor substrate, at least one dielectric layer disposed on the semiconductor substrate, wherein the dielectric layer has a plurality of openings exposing the semiconductor substrate, and each of the openings has a sidewall, a dielectric thin film covering at least a portion of the sidewall of each of the openings, and a metal layer filled in the openings.Type: GrantFiled: September 17, 2010Date of Patent: April 24, 2012Assignee: United Microelectronics Corp.Inventors: Po-Chao Tsao, Chang-Chi Huang, Ming-Tsung Chen, Feng-Yi Chang, Pei-Yu Chou, Jiunn-Hsiung Liao, Chih-Wen Feng, Ying-Chih Lin
-
Patent number: 8101092Abstract: A method for controlling ADI-AEI CD difference ratios of openings having different sizes is provided. First, a first etching step using a patterned photoresist layer as a mask is performed to form a patterned Si-containing material layer and a polymer layer on sidewalls thereof. Next, a second etching step is performed with the patterned photoresist layer, the patterned Si-containing material layer and the polymer layer as masks to at least remove an exposed portion of a etching resistive layer to form a patterned etching resistive layer. A portion of a target material layer is removed by using the patterned etching resistive layer as an etching mask to form a first and a second openings in the target material layer. The method is characterized by controlling etching parameters of the first and second etching steps to obtain predetermined ADI-AEI CD difference ratios.Type: GrantFiled: October 24, 2007Date of Patent: January 24, 2012Assignee: United Microelectronics Corp.Inventors: Chih-Wen Feng, Pei-Yu Chou, Chun-Ting Yeh, Jyh-Cherng Yau, Jiunn-Hsiung Liao, Feng-Yi Chang, Ying-Chih Lin
-
Publication number: 20120001338Abstract: An opening structure is disclosed. The opening structure includes: a semiconductor substrate; at least one dielectric layer disposed on the semiconductor substrate, wherein the dielectric layer has a plurality of openings exposing the semiconductor substrate, and each of the openings has a sidewall; a dielectric thin film covering at least a portion of the sidewall of each of the openings; an etch stop layer disposed between the semiconductor substrate and the dielectric layer and extending partially into the openings to isolate the dielectric thin film from the semiconductor substrate; and a metal layer filled in the openings.Type: ApplicationFiled: September 16, 2011Publication date: January 5, 2012Inventors: Po-Chao Tsao, Chang-Chi Huang, Ming-Tsung Chen, Feng-Yi Chang, Pei-Yu Chou, Jiunn-Hsiung Liao, Chih-Wen Feng, Ying-Chih Lin
-
Publication number: 20110248359Abstract: A semiconductor device includes a semiconductor substrate, a gate dielectric layer formed on the semiconductor substrate, and at least a first conductive-type metal gate formed on the gate dielectric layer. The first conductive-type metal gate includes a filling metal layer and a U-type metal layer formed between the filling metal layer and the gate dielectric layer. A topmost portion of the U-type metal layer is lower than the filling metal layer.Type: ApplicationFiled: April 13, 2010Publication date: October 13, 2011Inventors: Guang-Yaw Hwang, Yu-Ru Yang, Jiunn-Hsiung Liao, Pei-Yu Chou
-
Publication number: 20110244398Abstract: A patterning method is provided. First, a first mask layer, a second mask layer and a patterned photoresist layer are sequentially formed on a target layer. Thereafter, the second mask layer is etched by using the patterned photoresist layer as a mask, so as to form a patterned second mask layer. Afterwards, a trimming process is performed to the patterned second mask layer. Further, the first mask layer is etched by using the trimmed patterned second mask layer as a mask, so as to form a patterned first mask layer. The patterned photoresist layer is then removed. Next, the target layer is etched by using the patterned first mask layer as a mask.Type: ApplicationFiled: March 30, 2010Publication date: October 6, 2011Applicant: United Microelectronics CorpInventors: Wei-Hang Huang, Jiunn-Hsiung Liao, Pei-Yu Chou
-
Publication number: 20110223768Abstract: A method for forming contact openings is provided. First, a semiconductor device is formed on a substrate. Next, an etching stop layer, a first dielectric layer and a patterned photoresist layer are sequentially formed on the substrate. Next a portion of the first dielectric layer and a portion of the etching stop layer are removed to form an opening, wherein the portion of the first dielectric layer and the portion of the etching stop layer are not covered by the patterned photoresist layer. Next, the patterned photoresist layer is removed. Next, an over etching process is performed to remove the etching stop layer at a bottom of the opening and expose the semiconductor device in a nitrogen-free environment. The reactant gas of the over etching process includes fluorine-containing hydrocarbons, hydrogen gas and argon gas.Type: ApplicationFiled: March 10, 2010Publication date: September 15, 2011Inventors: Ying-Chih LIN, Pei-Yu Chou, Jiunn-Hsiung Liao, Feng-Yi Chang, Chih-Wen Feng, Shang-Yuan Tsai
-
Publication number: 20110174774Abstract: A method of descumming a patterned photoresist is provided. First a material layer to be etched is provided. The material layer is covered by a patterned photoresist. Then a descum process is preformed to descum the edge of the patterned photoresist by nitrogen. Finally, the descummed patterned photoresist is used as a mask for etching the material layer.Type: ApplicationFiled: January 21, 2010Publication date: July 21, 2011Inventors: Ying-Chih Lin, Pei-Yu Chou, Jiunn-Hsiung Liao, Chih-Wen Feng, Feng-Yi Chang, Shang-Yuan Tsai
-
Publication number: 20110076814Abstract: First, a semiconductor substrate having a first active region and a second active region is provided. The first active region includes a first transistor and the second active region includes a second transistor. A first etching stop layer, a stress layer, and a second etching stop layer are disposed on the first transistor, the second transistor and the isolation structure. A first etching process is performed by using a patterned photoresist disposed on the first active region as a mask to remove the second etching stop layer and a portion of the stress layer from the second active region. The patterned photoresist is removed, and a second etching process is performed by using the second etching stop layer of the first active region as a mask to remove the remaining stress layer and a portion of the first etching stop layer from the second active region.Type: ApplicationFiled: December 3, 2010Publication date: March 31, 2011Inventors: Pei-Yu Chou, Shih-Fang Tzou, Jiunn-Hsiung Liao
-
Publication number: 20110068408Abstract: A strained-silicon CMOS transistor includes: a semiconductor substrate having a first active region, a second active region, and an isolation structure disposed between the first active region and the second active region; a first transistor, disposed on the first active region; a second transistor, disposed on the second active region; a first etching stop layer, disposed on the first transistor and the second transistor; a first stress layer, disposed on the first transistor; a second etching stop layer, disposed on the first transistor and the first stress layer, wherein an edge of the first stress layer is aligned with that of the second etching stop layer; a second stress layer, disposed on the second transistor; and a third etching stop layer disposed on the second transistor and the second stress layer, wherein an edge of the second stress layer is aligned with that of the third etching stop layer.Type: ApplicationFiled: December 3, 2010Publication date: March 24, 2011Inventors: Pei-Yu Chou, Shih-Fang Tzou, Jiunn-Hsiung Liao
-
Publication number: 20110006437Abstract: An opening structure includes a semiconductor substrate, at least one dielectric layer disposed on the semiconductor substrate, wherein the dielectric layer has a plurality of openings exposing the semiconductor substrate, and each of the openings has a sidewall, a dielectric thin film covering at least a portion of the sidewall of each of the openings, and a metal layer filled in the openings.Type: ApplicationFiled: September 17, 2010Publication date: January 13, 2011Inventors: Po-Chao Tsao, Chang-Chi Huang, Ming-Tsung Chen, Feng-Yi Chang, Pei-Yu Chou, Jiunn-Hsiung Liao, Chih-Wen Feng, Ying-Chih Lin
-
Patent number: 7868390Abstract: First, a semiconductor substrate having a first active region and a second active region is provided. The first active region includes a first transistor and the second active region includes a second transistor. A first etching stop layer, a stress layer, and a second etching stop layer are disposed on the first transistor, the second transistor and the isolation structure. A first etching process is performed by using a patterned photoresist disposed on the first active region as a mask to remove the second etching stop layer and a portion of the stress layer from the second active region. The patterned photoresist is removed, and a second etching process is performed by using the second etching stop layer of the first active region as a mask to remove the remaining stress layer and a portion of the first etching stop layer from the second active region.Type: GrantFiled: February 13, 2007Date of Patent: January 11, 2011Assignee: United Microelectronics Corp.Inventors: Pei-Yu Chou, Shih-Fang Tzou, Jiunn-Hsiung Liao
-
Publication number: 20100317195Abstract: A method for fabricating an aperture is disclosed. The method includes the steps of: depositing a dielectric layer and a hard mask on surface of a semiconductor substrate; patterning the hard mask by forming an aperture in the hard mask; utilizing a gas containing CaXb and CdHXe to perform a pre-treatment on the patterned hard mask and the dielectric layer, in which a, b, d and e from CaXb and CdHXe are integers and X represents halogen atom; and performing an etching process to transfer the aperture into the dielectric layer.Type: ApplicationFiled: June 10, 2009Publication date: December 16, 2010Inventors: Chih-Wen Feng, Pei-Yu Chou, Jiunn-Hsiung Liao, Ying-Chih Lin, Feng-Yi Chang, Meng-Chun Lee
-
Patent number: 7846345Abstract: The method of manufacturing an imprinting template according to the present invention utilizes a semiconductor manufacturing process and comprises a step of etching an oxide layer having a thickness of from 1000 to 8000 angstroms on a substrate by a microlithography and etching process, to form a pattern having a plurality of pillar-shaped holes, thereby forming an imprinting plate having a plurality of pillar-shaped holes. A material layer may be filled into the holes and a part of the oxide layer is removed to form an imprinting template having a plurality of pillar-shaped protrusions. Alternatively, a silicon substrate may be used instead of the substrate and the oxide layer. The imprinting template according to the present invention has advantages of mass production, fast production, and low cost, and is suitable to serve as the imprinting plate for making photonic crystals.Type: GrantFiled: January 31, 2007Date of Patent: December 7, 2010Assignee: United Microelectronics Corp.Inventors: Pei-Yu Chou, Jiunn-Hsiung Liao
-
Publication number: 20100304569Abstract: A method of forming a contact hole is provided. A pattern is formed in a photo resist layer. The pattern is exchanged into a silicon photo resist layer to form a first opening. Another pattern is formed in another photo resist layer. The pattern is exchanged into a silicon photo resist layer to form a second opening. The pattern having the first, and second openings is exchanged into the interlayer dielectric layer, and etching stop layer to form the contact hole. The present invention has twice exposure processes and twice etching processes to form the contact hole having small distance.Type: ApplicationFiled: August 12, 2010Publication date: December 2, 2010Inventors: Pei-Yu Chou, Jiunn-Hsiung Liao
-
Patent number: 7829472Abstract: A method of forming openings is disclosed. A substrate is first provided, and the tri-layer structure is formed on the substrate. The tri-layer structure includes a bottom photoresist layer, a silicon-containing layer and a top photoresist layer form bottom to top. Subsequently, the top photoresist layer is patterned, and the silicon-containing layer is etched by utilizing the top photoresist layer as an etching mask to partially expose the bottom photoresist layer. Next, the partially exposed bottom photoresist layer is etched through two etching steps in turn by utilizing the patterned silicon-containing layer as an etching mask. The first etching step includes an oxygen gas and at least one non-carbon-containing halogen-containing gas, while the second etching step includes at least one halogen-containing gas. The substrate is thereafter etched by utilizing the patterned bottom photoresist layer as an etching mask to form at least an opening in the substrate.Type: GrantFiled: April 9, 2008Date of Patent: November 9, 2010Assignee: United Microelectronics Corp.Inventors: Wei-Hang Huang, Kai-Siang Neo, Pei-Yu Chou, Jiunn-Hsiung Liao
-
Patent number: 7799511Abstract: A method of forming a contact hole is provided. A pattern is formed in a photo resist layer. The pattern is exchanged into a silicon photo resist layer to form a first opening. Another pattern is formed in another photo resist layer. The pattern is exchanged into a silicon photo resist layer to form a second opening. The pattern having the first, and second openings is exchanged into the interlayer dielectric layer, and etching stop layer to form the contact hole. The present invention has twice exposure processes and twice etching processes to form the contact hole having small distance.Type: GrantFiled: April 4, 2007Date of Patent: September 21, 2010Assignee: United Microelectronics Corp.Inventors: Pei-Yu Chou, Jiunn-Hsiung Liao
-
Patent number: 7615434Abstract: A CMOS device is provided, comprising a substrate, a first-type MOS transistor, a second-type MOS transistor, a first stress layer, a first liner layer, and a second stress layer. The substrate has a first active area and a second active area, which are separated by an isolation structure. Further, the first-type MOS transistor is disposed on the first active area of the substrate, and the second-type MOS transistor is disposed on the second active area of the substrate. The first stress layer is compliantly disposed on the first-type MOS transistor of the first active area. The first liner layer is compliantly disposed on the first stress layer. The second stress layer is compliantly disposed on the second-type MOS transistor of the second active area.Type: GrantFiled: March 24, 2006Date of Patent: November 10, 2009Assignee: United Microelectronics Corp.Inventors: Shih-Wei Sun, Shih-Fang Tzou, Jiunn-Hsiung Liao, Pei-Yu Chou
-
Publication number: 20090258499Abstract: A method of forming openings is disclosed. A substrate is first provided, and the tri-layer structure is formed on the substrate. The tri-layer structure includes a bottom photoresist layer, a silicon-containing layer and a top photoresist layer form bottom to top. Subsequently, the top photoresist layer is patterned, and the silicon-containing layer is etched by utilizing the top photoresist layer as an etching mask to partially expose the bottom photoresist layer. Next, the partially exposed bottom photoresist layer is etched through two etching steps in turn by utilizing the patterned silicon-containing layer as an etching mask. The first etching step includes an oxygen gas and at least one non-carbon-containing halogen-containing gas, while the second etching step includes at least one halogen-containing gas. The substrate is thereafter etched by utilizing the patterned bottom photoresist layer as an etching mask to form at least an opening in the substrate.Type: ApplicationFiled: April 9, 2008Publication date: October 15, 2009Inventors: Wei-Hang Huang, Kai-Siang Neo, Pei-Yu Chou, Jiunn-Hsiung Liao