Patents by Inventor Ting-Chang Chang
Ting-Chang Chang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9281475Abstract: A resistive memory cell is disclosed. The resistive memory cell comprises a pair of electrodes and a multi-layer resistance-switching network disposed between the pair of electrodes. The multi-layer resistance-switching network comprises a pair of carbon doping layers and a group-IV element doping layer disposed between the pair of carbon doping layers. Each carbon doping layer comprises silicon oxide doped with carbon. The group-IV doping layer comprises silicon oxide doped with a group-IV element. A method of fabricating a resistive memory cell is also disclosed. The method comprises forming a first carbon doping layer on a first electrode using sputtering, forming a group-IV element doping layer on the first carbon doping layer using sputtering, forming a second carbon doping layer on the group-IV element doping layer using sputtering, and forming a second electrode on the second carbon doping layer using sputtering.Type: GrantFiled: May 28, 2014Date of Patent: March 8, 2016Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Ting-Chang Chang, Kuan-Chang Chang, Tsung-Ming Tsai, Chih-Hung Pan, Ying-Lang Wang, Kei-Wei Chen, Shih-Chieh Chang, Te-Ming Kung
-
Publication number: 20150349251Abstract: A resistive memory cell is disclosed. The resistive memory cell comprises a pair of electrodes and a resistance-switching network disposed between the pair of electrodes. The resistance-switching network comprises a group-IV element doping layer and a porous low-k layer. The group-IV doping layer comprises silicon oxide doped with a group-IV element. The porous low-k layer comprises porous silicon oxide or porous hafnium oxide. The group-IV element may comprise zirconium, titanium, or hafnium. The porous low-k layer may be prepared by inductively coupled plasma (ICP) treatment. A method of fabricating a resistive memory is disclosed. The method comprises forming a resistance-switching network on a first electrode using sputtering and forming a second electrode on the resistance-switching network using sputtering. The resistance-switching network comprises a group-IV element doping layer and a porous low-k layer.Type: ApplicationFiled: May 28, 2014Publication date: December 3, 2015Applicant: Taiwan Semiconductor Manufacturing Company LimitedInventors: TING-CHANG CHANG, KUAN-CHANG CHANG, TSUNG-MING TSAI, CHIH-HUNG PAN, YING-LANG WANG, KEI-WEI CHEN, SHIH-CHIEH CHANG, TE-MING KUNG
-
Publication number: 20150349250Abstract: A resistive memory cell is disclosed. The resistive memory cell comprises a pair of electrodes and a multi-layer resistance-switching network disposed between the pair of electrodes. The multi-layer resistance-switching network comprises a pair of carbon doping layers and a group-IV element doping layer disposed between the pair of carbon doping layers. Each carbon doping layer comprises silicon oxide doped with carbon. The group-IV doping layer comprises silicon oxide doped with a group-IV element. A method of fabricating a resistive memory cell is also disclosed. The method comprises forming a first carbon doping layer on a first electrode using sputtering, forming a group-IV element doping layer on the first carbon doping layer using sputtering, forming a second carbon doping layer on the group-IV element doping layer using sputtering, and forming a second electrode on the second carbon doping layer using sputtering.Type: ApplicationFiled: May 28, 2014Publication date: December 3, 2015Applicant: Taiwan Semiconductor Manufacturing Company LimitedInventors: TING-CHANG CHANG, KUAN-CHANG CHANG, TSUNG-MING TSAI, CHIH-HUNG PAN, YING-LANG WANG, KEI-WEI CHEN, SHIH-CHIEH CHANG, TE-MING KUNG
-
Patent number: 9159916Abstract: A resistive random access memory (RRAM), a controlling method for the RRAM, and a manufacturing method therefor are provided. The RRAM includes a first electrode layer; a resistance switching layer disposed on the first electrode layer; a diffusion metal layer disposed on the resistance switching layer; and a second electrode layer disposed on the diffusion metal layer, wherein at least one extension electrode is disposed in the resistance switching layer.Type: GrantFiled: November 30, 2012Date of Patent: October 13, 2015Assignee: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Ting-Chang Chang, Min-Chen Chen, Yong-En Syu, Kuan-Chang Chang, Fu-Yen Jian
-
Publication number: 20150177232Abstract: A clinical specimen detector includes a clip having a clamping end and a pressing end; and wherein a pair of compressing slices are disposed on the clamping end, and a channel is disposed in the lower end of at least one of the pair of compressing slices. A detecting reagent test chip is attached to the outer surface of the compressing slice. The lower end of the detecting reagent test chip is substantially aligned with and is adjacent to the channel. The lower ends of the compressing slices clamp an adsorptive material adsorbed with body fluid such that the body fluid can be released from the adsorptive material because of the compression of the compressing slices and can be delivered to the lower end of the detecting reagent test chip via the channel, so as to perform disease testing and physiological condition testing with the detecting reagent test chip.Type: ApplicationFiled: April 20, 2014Publication date: June 25, 2015Applicant: National Tsing Hua UniversityInventors: Hsi-Kai Wang, Shu-Ting Fan, Hong-Ren Lin, Ting-Chang Chang, Chia-Chi Wu, Chao-Min Cheng
-
Publication number: 20150157302Abstract: The present invention discloses a clinical specimen sampler, including a filtering device; and a sampling device. The sampling device includes a sampling adsorber and a rod. The sampling adsorber is connected with one end of the rod, and the sampling adsorber is encompassed in the filtering device. The sampling adsorber is utilized to absorb the body fluid secreted by the intima of an organ, and the filtering device is employed to prevent the mucosal tissue of the intima of the organ from entering the sampling adsorber and enable the body fluid secreted by the intima of the organ to enter the sampling adsorber, so as to be absorbed by the sampling adsorber.Type: ApplicationFiled: April 22, 2014Publication date: June 11, 2015Applicant: National Tsing Hua UniversityInventors: Shu-Ting FAN, Hsi-Kai WANG, Hong-Ren Lin, Ting-Chang Chang, Chia-Chi Wu, Chao-Min Cheng
-
Patent number: 8891299Abstract: A method for performing a programming operation to a first memory bit and a second memory bit of a device is described. The method includes applying a pulse train voltage to a metal gate of the device and grounding a substrate of the device. By floating/grounding a drain of the device and/or by floating/grounding the source of the device, the first memory and the second memory bit are programmed. The pulse train voltage includes 10 to 1000 pulses. One pulse includes a peak voltage and a base voltage. The peak voltage ranges from 0.5 V to 10 V. A duration of the peak voltage ranges from 1 nanosecond to 1 millisecond. The base voltage is 0 V. A duration of the base voltage ranges from 1 nanosecond to 1 millisecond.Type: GrantFiled: August 9, 2012Date of Patent: November 18, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ting-Chang Chang, Chih-Hao Dai, Fu-Yen Jian, Wen-Hung Lo, Shih-Chieh Chang, Ying-Lang Wang
-
Publication number: 20140217398Abstract: A thin-film transistor (TFT) device comprises a gate, a source, a drain, an insulation layer and an active area. The insulation layer electrically separates the gate from the source and the drain. The active area including a plurality of contacting areas contacting the source and the drain, respectively, and generates a channel including a channel width and a channel length. The active area includes a semiconductor material and has a plurality of active-area edges. In the direction parallel to the channel width, a distance between at least a contacting-area edge of the contacting areas and the active-area edge of the active area that is near to the contacting-area edge is larger than 2.5 ?m and less than or equal to 16 ?m. A TFT display apparatus is also disclosed.Type: ApplicationFiled: December 23, 2013Publication date: August 7, 2014Applicants: National Sun Yat-sen University, InnoLux CorporationInventors: Ting-Chang CHANG, Yu-Chun CHEN, Tien-Yu HSIEH, Cheng-Hsu CHOU, Jung-Fang CHANG
-
Publication number: 20140063903Abstract: A resistive random access memory (RRAM), a controlling method for the RRAM, and a manufacturing method therefor are provided. The RRAM includes a first electrode layer; a resistance switching layer disposed on the first electrode layer; a diffusion metal layer disposed on the resistance switching layer; and a second electrode layer disposed on the diffusion metal layer, wherein at least one extension electrode is disposed in the resistance switching layer.Type: ApplicationFiled: November 30, 2012Publication date: March 6, 2014Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Ting-Chang CHANG, Min-Chen CHEN, Yong-En SYU, Kuan-Chang CHANG, Fu-Yen JIAN
-
Publication number: 20140043899Abstract: A method for performing a programming operation to a first memory bit and a second memory bit of a device is described. The method includes applying a pulse train voltage to a metal gate of the device and grounding a substrate of the device. By floating/grounding a drain of the device and/or by floating/grounding the source of the device, the first memory and the second memory bit are programmed. The pulse train voltage includes 10 to 1000 pulses. One pulse includes a peak voltage and a base voltage. The peak voltage ranges from 0.5 V to 10 V. A duration of the peak voltage ranges from 1 nanosecond to 1 millisecond. The base voltage is 0 V. A duration of the base voltage ranges from 1 nanosecond to 1 millisecond.Type: ApplicationFiled: August 9, 2012Publication date: February 13, 2014Applicant: Taiwan Semiconductor Manufacturing Company, Ltd., ("TSMC")Inventors: Ting-Chang Chang, Chih-Hao Dai, Fu-Yen Jian, Wen-Hung Lo, Shih-Chieh Chang, Ying-Lang Wang
-
Patent number: 8592794Abstract: A resistance random access memory element includes a first electrode, an insulating layer, a diffusing metal layer, and a second electrode superimposed in sequence. The insulating layer includes a plurality of pointed electrodes. A method for making a resistance random access memory element includes growing and forming an insulating layer on a surface of a first electrode. A diffusing metal layer is formed on a surface of the insulating layer. A second electrode is mounted on a surface of the diffusing metal layer. A negative pole and a positive pole of a driving voltage are connected with the first and second electrodes, respectively. The diffusing metal in the diffusing metal layer is oxidized into metal ions by the driving voltage. The metal ions are driven into the insulating layer and form a plurality of pointed electrodes after reduction.Type: GrantFiled: May 20, 2011Date of Patent: November 26, 2013Assignee: National Sun Yat-Sen UniversityInventors: Ting-Chang Chang, Po-Chun Yang, Yu-Shih Lin, Shih-Ching Chen, Fu-Yen Jian
-
Publication number: 20130234094Abstract: Methods and apparatuses for a resistive random access memory (RRAM) device are disclosed. The RRAM device comprises a bottom electrode, a resistive switching layer disposed on the bottom electrode, and a top electrode disposed on the resistive switching layer. The resistive switching layer is made of a composite of a metal, Si, and O. There may be an additional tunnel barrier layer between the top electrode and the bottom electrode. The top electrode and the bottom electrode may comprise multiple sub-layers.Type: ApplicationFiled: March 9, 2012Publication date: September 12, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ting-Chang Chang, Yong-En Syu, Fu-Yen Jian, Shih-Chieh Chang, Ying-Lang Wang
-
Publication number: 20130169351Abstract: A transistor operating method is applicable to a transistor including a first gate, a first gate insulating layer, a semiconductor layer, a source, a drain, a second gate insulating layer and a second gate. The transistor operating method includes: grounding the first gate and the source, applying a negative bias to the second gate and applying a positive bias to the drain, so that the transistor acts as an optical detector; alternatively, grounding the source, grounding or floating the second gate, applying a bias to the first gate and applying a positive bias to the drain, so that the transistor acts as a pixel switch.Type: ApplicationFiled: March 9, 2012Publication date: July 4, 2013Inventors: Ting-Chang CHANG, Te-Chih Chen, Fu-Yen Jian, Tien-Yu Hsieh
-
Patent number: 8427879Abstract: There is a method for enabling a SONOS transistor to be used as both a switch and a memory. FN tunneling is carried out through the source or drain of the transistor, so as to further change the state of electrons stored in an upper charge storage layer adjacent to the drain or source, and the variation in gate-induced drain leakage is used to recognize the memory state of the drain and source. A stable threshold voltage of the transistor is always maintained during this operation. The present invention enables one single transistor having dual features of switch and memory, while being provided with a two-bit memory effect, thus providing a higher memory density in comparison with a general transistor.Type: GrantFiled: December 22, 2009Date of Patent: April 23, 2013Assignee: Acer IncorporatedInventors: Ting-Chang Chang, Shih-Ching Chen, Te-Chih Chen, Fu-Yen Jian, Yong-En Syu
-
Patent number: 8378423Abstract: A dual-gate transistor includes a first gate formed on a substrate, a first dielectric layer covering the first gate and the substrate, a semiconductor layer formed on the first dielectric layer, first and second electrodes formed on the semiconductor layer and spaced with an interval in order to separate each other, a second dielectric layer covering the first and second electrodes, and a second gate formed on the second dielectric layer, in which at least one of the first and second gates is non-overlapped with the second electrode.Type: GrantFiled: March 24, 2011Date of Patent: February 19, 2013Assignee: AU Optronics Corp.Inventors: Chung-Yu Liang, Feng-Yuan Gan, Ting-Chang Chang
-
Publication number: 20130009124Abstract: A type of resistance random access memory structure having the function of diode rectification includes a first electrode, a second electrode and a resistance conversion layer. The resistance conversion layer is disposed between the first electrode and the second electrode; and it includes a first oxidized insulating layer which is adjacently connected to the first electrode; a second oxidized insulating layer which is adjacently connected to the second electrode; as well as an energy barrier turning layer disposing between the first oxidized insulating layer and the second oxidized insulating layer. An energy barrier high can be adjusted and controlled to change the resistance by voltage between the energy barrier turning layer and the first oxidized insulating layer. A fixed energy barrier is formed between the second oxidized insulating layer and the energy barrier turning layer, so that the resistance random access memory element features the function of diode rectification.Type: ApplicationFiled: September 20, 2011Publication date: January 10, 2013Inventors: Ting-Chang CHANG, Yong-En SYU, Fu-Yen JIAN, Ming-Jinn TSAI
-
Patent number: 8339863Abstract: One embodiment of the present invention provides an operation method of a memory device. The memory device includes a source, a drain, and a channel region between the source and the drain, a gate dielectric with a charge storage layer on the channel region, and a gate on the gate dielectric, wherein the source, the drain and the channel region are located in a substrate. The operation method includes the following steps: applying a reverse bias between the gate and the drain of the memory device to generate band-to-band hot holes in the substrate near the drain; injecting the band-to-band hot holes to a drain side of the charge storage layer; and performing a program/erase operation upon the memory device. The band-to-band hot holes in the drain side of the charge storage layer are not completely vanished by the program/erase operation.Type: GrantFiled: July 22, 2010Date of Patent: December 25, 2012Assignee: Acer IncorporatedInventors: Ting-Chang Chang, Te-Chih Chen, Fu-Yen Jian, Chia-Sheng Lin
-
Patent number: 8208307Abstract: A method for operating a memory device is provided. In accordance with the method, the charges are stored in a source storage region, a drain storage region, and a channel storage region of a charge storage layer which respectively correspond to a source, a drain, and a channel of a SONOS transistor, thereby achieving 3-bit information storage in one cell. The channel storage region is programmed and erased by FN tunneling. Both of the source storage region and the drain storage region are programmed by channel hot electrons and erased by source-side or drain-side FN tunneling. The present invention can store three-bit data per cell, such that the storage density of the memory device can be substantially increased.Type: GrantFiled: April 30, 2010Date of Patent: June 26, 2012Assignee: Acer IncorporatedInventors: Ting-Chang Chang, Fu-Yen Jian, Shih-Ching Chen, Te-Chih Chen
-
Publication number: 20120068142Abstract: A resistance random access memory element includes a first electrode, an insulating layer, a diffusing metal layer, and a second electrode superimposed in sequence. The insulating layer includes a plurality of pointed electrodes. A method for making a resistance random access memory element includes growing and forming an insulating layer on a surface of a first electrode. A diffusing metal layer is formed on a surface of the insulating layer. A second electrode is mounted on a surface of the diffusing metal layer. A negative pole and a positive pole of a driving voltage are connected with the first and second electrodes, respectively. The diffusing metal in the diffusing metal layer is oxidized into metal ions by the driving voltage. The metal ions are driven into the insulating layer and form a plurality of pointed electrodes after reduction.Type: ApplicationFiled: May 20, 2011Publication date: March 22, 2012Inventors: Ting-Chang CHANG, Po-Chun Yang, Yu-Shih Lin, Shih-Ching Chen, Fu-Yen Jian
-
Patent number: 8072401Abstract: A pixel circuit includes a first transistor coupled to a supply voltage end, a second transistor coupled to a ground end, a storage capacitor, a third transistor coupled to a data end, a fourth transistor, a fifth transistor coupled to the second transistor and the second end of the storage capacitor, and a light-emitting element coupled to the fourth transistor. The first transistor is used for conducting a supply voltage from the supply voltage end in response to a trigger of an enable signal. The second transistor is used for conducting a ground voltage from the ground end when a scan signal voltage is triggered. The storage capacitor includes a first end and a second end coupled to the first transistor and the second transistor, respectively. The third transistor is used for conducting a data signal voltage when the scan signal voltage is triggered. The fourth transistor is used for generating a conducting current based on the data signal voltage when the scan signal voltage is not triggered.Type: GrantFiled: March 22, 2007Date of Patent: December 6, 2011Assignee: AU Optronics Corp.Inventors: Hau-yan Lu, Chi-wen Chen, Ting-chang Chang