Patents by Inventor Vikram Joshi
Vikram Joshi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20040113186Abstract: In the manufacture of an integrated circuit memory cell, a strontium bismuth tantalate or strontium bismuth tantalum niobate thin film layer (50) is deposited on a substrate (28, 49) and a carefully controlled UV baking process is performed on the strontium bismuth tantalate layer (50) prior to the deposition of an ultra-thin bismuth tantalate layer (51). A second electrode (52) is formed on top of the ultra-thin bismuth tantalate layer (51).Type: ApplicationFiled: January 29, 2004Publication date: June 17, 2004Inventors: Junichi Karasawa, Vikram Joshi
-
Patent number: 6745344Abstract: A method and apparatus for debugging a software program is provided. In one example, a method includes preserving consecutive snapshots of a group of shared memory structures that contain data and control information of the software, such as a database system. A first snapshot may be taken immediately prior to the occurrence of an error, and a second snapshot taken after the occurrence of the error. The consecutive snapshots are compared to each other to determine what memory structures and data are affected by the error.Type: GrantFiled: November 20, 2000Date of Patent: June 1, 2004Assignee: Oracle International CorporationInventors: Vikram Joshi, Alex Tsukerman, Shari Yamaguchi
-
Patent number: 6743643Abstract: A nonconductive hydrogen barrier layer is deposited on a substrate and completely covers the surface area over a memory capacitor and a MOSFET switch of an integrated circuit memory cell. A portion of an insulator layer adjacent to the bottom electrode of a memory capacitor is removed by etching to form a moat region. A nonconductive oxygen barrier layer is deposited to cover the sidewall and bottom of the moat. The nonconductive oxygen barrier layer and a conductive diffusion barrier beneath the capacitor together provide a substantially continuous diffusion barrier between the capacitor and a switch. Also, the nonconductive hydrogen barrier layer, the nonconductive oxygen barrier, and the conductive diffusion barrier substantially completely envelop the capacitor, in particular a ferroelectric thin film in the capacitor.Type: GrantFiled: January 22, 2003Date of Patent: June 1, 2004Assignee: Symetrix CorporationInventors: Vikram Joshi, Narayan Solayappan, Carlos A. Paz de Araujo, Larry D. McMillan
-
Publication number: 20040101977Abstract: A precursor for forming a thin film of layered superlattice material is applied to an integrated circuit substrate. The precursor coating is heated using rapid thermal processing (RTP) with a ramping rate of 100° C./second at a hold temperature in a range of from 500° C. to 900° C. for a cumulative heating time not exceeding 30 minutes, and preferably less than 5 minutes. In fabricating a ferroelectric memory cell, the coating is heated in oxygen using RTP, then a top electrode layer is formed, and then the substrate including the coating is heated using RTP in oxygen or in nonreactive gas after forming the top electrode layer. The thin film of layered superlattice material preferably comprises strontium bismuth tantalate or strontium bismuth tantalum niobate, and preferably has a thickness in a range of from 25 nm to 120 nm. The process of fabricating a thin film of layered superlattice material typically has a thermal budget value not exceeding 960,000° C.Type: ApplicationFiled: November 22, 2002Publication date: May 27, 2004Applicant: Symetrix CorporationInventors: Jolanta Celinska, Vikram Joshi, Narayan Solayappan, Myoungho Lim, Larry D. McMillan, Carlos A. Paz de Araujo
-
Publication number: 20040089920Abstract: A nonconductive hydrogen barrier layer completely covers the surface area over a memory capacitor and a MOSFET switch of an integrated circuit memory cell. The nonconductive hydrogen barrier layer and a conductive diffusion barrier beneath the capacitor together provide a continuous diffusion barrier between the capacitor and a switch. Also, the nonconductive hydrogen barrier layer and the conductive diffusion barrier continuously envelop the capacitor, in particular a ferroelectric thin film in the capacitor. Preferably, a nonconductive “buried” diffusion barrier layer is disposed over an extended area, providing a continuous diffusion barrier between the capacitor and the switch. A preferred fabrication method comprises forming a thin stack-electrode layer on a capacitor dielectric layer, and then etching the substrate to form self-aligning capacitor stacks.Type: ApplicationFiled: October 28, 2003Publication date: May 13, 2004Applicant: Symetrix CorporationInventors: Vikram Joshi, Narayan Solayappan, Carlos A. Paz de Araujo, Larry D. McMillan
-
Publication number: 20040054643Abstract: A method and mechanism is disclosed for implementing transaction logging in a database system. In-memory undo records are maintained to log undo information for the database system. Redo records are batch processed, with multiple redo records for a transaction stored on disk at commit time.Type: ApplicationFiled: September 16, 2002Publication date: March 18, 2004Applicant: Oracle CorporationInventors: Srinivas Vemuri, Amit Ganesh, Arvind Nithrakashyap, Roger Bamford, Jonathan Klein, Vikram Joshi
-
Publication number: 20040048455Abstract: In the manufacture of an integrated circuit, a first electrode (48) is formed on a substrate (28). In a first embodiment, a strontium bismuth tantalate layer (50) and a second electrode (52) are formed on top of the first electrode (48). Prior to the final crystallization anneal, the first electrode (48), the strontium bismuth tantalate layer (50) and the second electrode (52) are patterned. The final crystallization anneal is then performed on the substrate (28). In a second embodiment, a second layer (132) of strontium bismuth tantalate is deposited on top of the strontium bismuth tantalate layer (50) prior to the forming of the second electrode (52) on top of the first and second layers (50), (132). In a third embodiment, a carefully controlled UV baking process is performed on the strontium bismuth tantalate layer (50).Type: ApplicationFiled: September 12, 2003Publication date: March 11, 2004Inventors: Junichi Karasawa, Vikram Joshi
-
Publication number: 20040046198Abstract: A nonconductive hydrogen barrier layer is deposited on a substrate and completely covers the surface area over a memory capacitor and a MOSFET switch of an integrated circuit memory cell. A portion of an insulator layer adjacent to the bottom electrode of a memory capacitor is removed by etching to form a moat region. A nonconductive oxygen barrier layer is deposited to cover the sidewall and bottom of the moat. The nonconductive oxygen barrier layer and a conductive diffusion barrier beneath the capacitor together provide a substantially continuous diffusion barrier between the capacitor and a switch. Also, the nonconductive hydrogen barrier layer, the nonconductive oxygen barrier, and the conductive diffusion barrier substantially completely envelop the capacitor, in particular a ferroelectric thin film in the capacitor.Type: ApplicationFiled: September 19, 2003Publication date: March 11, 2004Applicant: Symetrix CorporationInventors: Vikram Joshi, Narayan Solayappan, Carlos A. Paz de Araujo, Larry D. McMillan
-
Publication number: 20040047174Abstract: A ferroelectric memory 636 includes a group of memory cells (645, 12, 201, 301, 401, 501), each cell having a ferroelectric memory element (44, 218, etc.), a drive line (122, 322, 422, 522 etc.) on which a voltage for writing information to the group of memory cells is placed, a bit line (25, 49, 125, 325, 425, 525, etc.) on which information to be read out of the group of memory cells is placed, a preamplifier (20, 42, 120, 320, 420, etc.) between the memory cells and the bit line, a set switch (14, 114, 314, 414, 514, etc.) connected between the drive line and the memory cells, and a reset switch (16, 116, 316, 416, 516, etc.) connected to the memory cells in parallel with the preamplifier. The memory is read by placing a voltage less than the coercive voltage of the ferroelectric memory element across a memory element. Prior to reading, noise from the group of cells is discharged by grounding both electrodes of the ferroelectric memory element.Type: ApplicationFiled: October 9, 2003Publication date: March 11, 2004Inventors: Zheng Chen, Vikram Joshi, Myoungho Lim, Carlos A. Paz de Araujo, Larry D. McMillan, Yoshihisa Kato, Tatsuo Otsuki, Yasuhiro Shimada
-
Patent number: 6671825Abstract: A method and apparatus for debugging a software program is provided that is non-intrusive and allows multiple persons to debug concurrently in view private sessions. In one example, a method includes preserving a memory state of a portion of a software program, such as a database system. A debug command is received that, when executed, would normally cause modification to targeted data in the preserved portion of the software program. The command is executed by making a copy of the targeted data in the preserved portion of the software program. The copy is modified to generate a modified copy of the targeted data without modifying the data that is in the preserved portion of the software program. In subsequent accesses, the user that issued the debug command accesses the modified copy whenever the user would have otherwise accessed the corresponding preserved portion.Type: GrantFiled: August 28, 2000Date of Patent: December 30, 2003Assignee: Oracle International CorporationInventors: Vikram Joshi, Alex Tsukerman, Shari Yamaguchi
-
Patent number: 6671826Abstract: In one embodiment, the method of debugging a software program comprises preserving a memory state of a portion of the software program, such as a database system. The memory state is preserved when a failure event is detected in the software program. The preserved memory state portion of the software program is extracted and stored in a storage medium for deferred analysis. Normal database operations are resumed as soon as the memory state is preserved. The deferred analysis is performed by starting a new database instance corresponding to the preserved memory state portion and using the new database instance to extract information for high-level debugging of the software program. Thus, where downtime of a software program must be kept to a minimum, the present invention provides techniques for performing quick diagnostics of the software program.Type: GrantFiled: November 20, 2000Date of Patent: December 30, 2003Assignee: Oracle International CorporationInventors: Vikram Joshi, Alex Tsukerman, Shari Yamaguchi
-
Publication number: 20030132470Abstract: A nonconductive hydrogen barrier layer is deposited on a substrate and completely covers the surface area over a memory capacitor and a MOSFET switch of an integrated circuit memory cell. A portion of an insulator layer adjacent to the bottom electrode of a memory capacitor is removed by etching to form a moat region. A nonconductive oxygen barrier layer is deposited to cover the sidewall and bottom of the moat. The nonconductive oxygen barrier layer and a conductive diffusion barrier beneath the capacitor together provide a substantially continuous diffusion barrier between the capacitor and a switch. Also, the nonconductive hydrogen barrier layer, the nonconductive oxygen barrier, and the conductive diffusion barrier substantially completely envelop the capacitor, in particular a ferroelectric thin film in the capacitor.Type: ApplicationFiled: January 22, 2003Publication date: July 17, 2003Applicant: Symetrix CorporationInventors: Vikram Joshi, Narayan Solayappan, Carlos A. Paz de Araujo, Larry D. McMillan
-
Patent number: 6582972Abstract: A thin film of precursor for forming a layered superlattice material is applied to an integrated circuit substrate, then a strong oxidizing agent is applied at low temperature in a range of from 100° C. to 300° C. to the precursor thin film, thereby forming a metal oxide thin film. The strong oxidizing agent may be liquid or gaseous. An example of a liquid strong oxidizing agent is hydrogen peroxide. An example of a gaseous strong oxidizing agent is ozone. The metal oxide thin film is crystallized by annealing at elevated temperature in a range of from 500° C. to 700° C., preferably not exceeding 650° C., for a time period in a range of from 30 minutes to two hours. Annealing is conducted in an oxygen-containing atmosphere, preferably including water vapor. Treatment by ultraviolet (UV) radiation may precede annealing. RTP in a range of from 500° C. to 700° C. may precede annealing.Type: GrantFiled: April 7, 2000Date of Patent: June 24, 2003Assignees: Symetrix Corporation, Matsushita Electronics CorporationInventors: Vikram Joshi, Jolanta Celinska, Narayan Solayappan, Larry D. McMillan, Carlos A. Paz de Araujo, Koji Arita
-
Publication number: 20030102531Abstract: A nonconductive hydrogen barrier layer completely covers the surface area over a memory capacitor and a MOSFET switch of an integrated circuit memory cell. The nonconductive hydrogen barrier layer and a conductive diffusion barrier beneath the capacitor together provide a continuous diffusion barrier between the capacitor and a switch. Also, the nonconductive hydrogen barrier layer and the conductive diffusion barrier continuously envelop the capacitor, in particular a ferroelectric thin film in the capacitor. Preferably, a nonconductive “buried” diffusion barrier layer is disposed over an extended area, providing a continuous diffusion barrier between the capacitor and the switch. A preferred fabrication method comprises forming a thin stack-electrode layer on a capacitor dielectric layer, and then etching the substrate to form self-aligning capacitor stacks.Type: ApplicationFiled: November 22, 2002Publication date: June 5, 2003Applicant: Symetrix CorporationInventors: Vikram Joshi, Narayan Solayappan, Carlos A. Paz de Araujo, Larry D. McMillan
-
Publication number: 20030098497Abstract: A hydrogen diffusion barrier in an integrated circuit is located to inhibit diffusion of hydrogen to a thin film of a metal oxide, such as a ferroelectric layered superlattice material, in an integrated circuit. The hydrogen diffusion barrier comprises at least one of the following chemical compounds: strontium tantalate, bismuth tantalate, tantalum oxide, titanium oxide, zirconium oxide and aluminum oxide. The hydrogen barrier layer is amorphous and is made by a MOCVD process at a temperature of 450° C. or less. A supplemental hydrogen barrier layer comprising a material selected from the group consisting of silicon nitride and a crystalline form of one of said hydrogen barrier layer materials is formed adjacent to said hydrogen diffusion barrier.Type: ApplicationFiled: November 29, 2001Publication date: May 29, 2003Applicant: Symetrix CorporationInventors: Narayan Solayappan, Jolanta Celinska, Vikram Joshi, Carlos A. Paz de Araujo, Larry D. McMillan
-
Patent number: 6559469Abstract: An integrated circuit includes a layered superlattice material having the formula A1w1+a1A2w2+a2 . . . Ajwj+ajS1x1+s1S2x2+s2 . . . Skxk+skB1y1+b1B2y2+b2 . . . Blyl+blQz−q, where A1, A2 . . . Aj represent A-site elements in a perovskite-like structure, S1, S2 . . . Sk represent superlattice generator elements, B1, B2 . . . B1 represent B-site elements in a perovskite-like structure, Q represents an anion, the superscripts indicate the valences of the respective elements, the subscripts indicate the number of atoms of the element in the unit cell, and at least w1 and y1 are non-zero. Some of these materials are extremely low fatigue ferroelectrics and are applied in ferroelectric FETs in non-volatile memories. Others are high dielectric constant materials that do not degrade or break down over long periods of use and are applied as the gate insulator in volatile memories.Type: GrantFiled: October 11, 2000Date of Patent: May 6, 2003Assignee: Symetrix CorporationInventors: Carlos A. Paz de Araujo, Larry D. McMillan, Vikram Joshi, Narayan Solayappan, Joseph D. Cuchiaro
-
Patent number: 6541279Abstract: A high dielectric constant insulator including a thin film of a metal oxide selected from the group consisting of tungsten-bronze-type oxides, pyrochlore-type oxides, and combinations of Bi2O3 with an oxide selected from the group consisting of perovskites and pyrochlore-type oxides. An embodiment contains metal oxides represented by the general stoichiometric formulas AB2O6, A2B2O7 and A2Bi2B2O10, wherein A represents A-site atoms selected from the group of metals consisting of Ba, Bi, Sr, Pb, Ca, K, Na and La; and B represents B-site atoms selected from the group of metals consisting of Ti, Zr, Ta, Hf, Mo, W and Nb. Preferably, the metal oxides are (BaxSr1−x)(TayNb1−y)2O6, where 0≦x≦1.0 and 0≦y≦1.0; (BaxSr1−x)2(TayNb1−y)2O7, where 0≦x≦1.0 and 0≦y≦1.0; and (BaxSr1−x)2Bi2(TayNby−1)2O10, where 0≦x≦1.0 and 0≦y≦1.0. Thin films according to the invention have a relative dielectric constant ≧40, and preferably about 100.Type: GrantFiled: March 2, 2001Date of Patent: April 1, 2003Assignees: Symetrix Corporation, Matsushita Electric Industrial Co., Ltd.Inventors: Shinichiro Hayashi, Vikram Joshi, Narayan Solayappan, Joseph D. Cuchiaro, Carlos A. Paz de Araujo
-
Publication number: 20030052357Abstract: A high dielectric constant insulator including a thin film of a metal oxide selected from the group consisting of tungsten-bronze-type oxides, pyrochlore-type oxides, and combinations of Bi2O3 with an oxide selected from the group consisting of perovskites and pyrochlore-type oxides. An embodiment contains metal oxides represented by the general stoichiometric formulas AB2O6, A2B2O7 and A2Bi2B2O10, wherein A represents A-site atoms selected from the group of metals consisting of Ba, Bi, Sr, Pb, Ca, K, Na and La; and B represents B-site atoms selected from the group of metals consisting of Ti, Zr, Ta, Hf, Mo, W and Nb. Preferably, the metal oxides are (BaxSr1−x)(TayNb1−y)2O6, where 0≦y≦1.0 and 0≦y≦1.0; (BaxSr1−x)2(TayNB1−y)2O7, where 0≦x≦1.0 and 0≦y≦1.0; and (BaxSr1−x)2(TayNb1−y)2O10, where 0≦x≦1.0 and 0≦y≦1.0. Thin films according to the invention have a relative dielectric constant ≳40, and preferably about 100.Type: ApplicationFiled: October 23, 2002Publication date: March 20, 2003Applicant: Symetrix CorporationInventors: Shinichiro Hayashi, Vikram Joshi, Narayan Solayappan, Joseph D. Cuchiaro, Carlos A. Paz de Araujo
-
Patent number: 6495878Abstract: A high dielectric constant insulator including a thin film of a metal oxide selected from the group consisting of tungsten-bronze-type oxides, pyrochlore-type oxides, and combinations of Bi2O3 with an oxide selected from the group consisting of perovskites and pyrochlore-type oxides. An embodiment contains metal oxides represented by the general stoichiometric formulas AB2O6, A2B2O7 and A2Bi2B2O10, wherein A represents A-site atoms selected from the group of metals consisting of Ba, Bi, Sr, Pb, Ca, K, Na and La; and B represents B-site atoms selected from the group of metals consisting of Ti, Zr, Ta, Hf, Mo, W and Nb. Preferably, the metal oxides are (BaxSr1−x)(TayNb1−y)2O6, where 0≦x≦1.0 and 0≦y≦1.0; (BaxSr1−x)2(TayNb1−Y)2O7, where 0≦x≦1.0 and 0≦y≦1.0; and (BaxSr1−x)2Bi2(TayNb1−y)2O10, where 0≦x≦1.0 and 0≦y≦1.0. Thin films according to the invention have a relative dielectric constant ≧40, and preferably about 100.Type: GrantFiled: August 2, 1999Date of Patent: December 17, 2002Assignees: Symetrix Corporation, Matsushita Electric Industrial Co., Ltd.Inventors: Shinichiro Hayashi, Vikram Joshi, Narayan Solayappan, Joseph D. Cuchiaro, Carlos A. Paz de Araujo
-
Publication number: 20020168785Abstract: A ferroelectric memory includes a plurality of memory cells each containing a ferroelectric thin film including a microscopically composite material having a ferroelectric material component and a fluxor material component, the fluxor material being a different chemical compound than the ferroelectric material. The fluxor is a material having a higher crystallization velocity than the ferroelectric material. The addition of the fluxor permits a ferroelectric thin film to be crystalized at a temperature of between 400° C. and 550° C.Type: ApplicationFiled: May 10, 2001Publication date: November 14, 2002Applicant: Symetrix CorporationInventors: Carlos A. Paz de Araujo, Vikram Joshi, Narayan Solayappan, Jolanta Celinska, Larry D. McMillan