Patents by Inventor Wei Peng
Wei Peng has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11926852Abstract: The present invention relates to compositions comprising polypeptides having xylanase activity and polypeptides having arabinofuranosidase activity for use in, e.g., animal feed. The present invention further relates to polypeptides having arabinofuranosidase activity, polypeptides having xylanase activity and polynucleotides encoding the polypeptides. The invention also relates to nucleic acid constructs, vectors, and host cells comprising the polynucleotides as well as methods of producing and using the polypeptides.Type: GrantFiled: May 28, 2021Date of Patent: March 12, 2024Assignee: Novozymes A/SInventors: Wei Peng, Ninfa Rangel Pedersen, Dan Pettersson, Jens Magnus Eklof, Soren Nymand-Grarup, Lorena G. Palmen, Rune Nygaard Monrad, Nikolaj Spodsberg, Mary Ann Stringer, Charlotte Blom, Lars Kiemer, Kristian Bertel Romer M. Krogh, Jesper Salomon
-
Patent number: 11929363Abstract: In some embodiments, a semiconductor device is provided, including a first doped region of a first conductivity type configured as a first terminal of a first diode, a second doped region of a second conductivity type configured as a second terminal of the first diode, wherein the first and second doped regions are coupled to a first voltage terminal; a first well of the first conductivity type surrounding the first and second doped regions in a layout view; a third doped region of the first conductivity type configured as a first terminal, coupled to an input/output pad, of a second diode; and a second well of the second conductivity type surrounding the third doped region in the layout view. The second and third doped regions, the first well, and the second well are configured as a first electrostatic discharge path between the I/O pad and the first voltage terminal.Type: GrantFiled: March 21, 2022Date of Patent: March 12, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Po-Lin Peng, Li-Wei Chu, Ming-Fu Tsai, Jam-Wem Lee, Yu-Ti Su
-
Patent number: 11922848Abstract: Provided is a method for compensating a displayed picture in a display screen. The display screen includes a plurality of regions, each of the plurality of regions including a plurality of pixels; the method includes: determining transformation matrices corresponding to pixels in the plurality of regions based on texture complexities of pictures to be displayed in the plurality of regions; acquiring compensated grayscales by compensating grayscales of pixel points in the pictures to be displayed in the plurality of regions based on the transformation matrices corresponding to the pixels in the plurality of regions.Type: GrantFiled: August 5, 2021Date of Patent: March 5, 2024Assignees: Beijing BOE Optoelectronics Technology Co., Ltd., BOE Technology Group Co., Ltd.Inventors: Tiankuo Shi, Yifan Hou, Xiangjun Peng, Chenxi Zhao, Xiaomang Zhang, Minglei Chu, Xin Duan, Wei Sun, Ming Chen, Lingyun Shi
-
Patent number: 11923273Abstract: A method of manufacturing a semiconductor device, including: forming a plurality of first metal strips extending in a first direction on a first plane; and forming a plurality of second metal strips extending in the first direction on a second plane over the first plane by executing a photolithography operation with a single mask, wherein a first second metal strip (FIG. 1, 131) is disposed over a first first metal strip; wherein the first first metal strip and the first second metal strip are directed to a first voltage source; wherein a distance between the first second metal strip and a second second metal strip immediate adjacent to the first second metal strip is greater than a distance between the second second metal strip and a third second metal strip immediate adjacent to the second second metal strip.Type: GrantFiled: July 29, 2022Date of Patent: March 5, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Shih-Wei Peng, Chia-Tien Wu, Jiann-Tyng Tzeng
-
Patent number: 11923794Abstract: A motor control apparatus receives a DC power source through a DC terminal and is coupled to a motor. The motor control apparatus includes a brake, an inverter, and a controller. The brake is coupled to the inverter. The brake includes an energy-consuming component and a switch component. The controller controls the inverter to convert the DC power source to drive the motor. When the controller determines that the DC power source is interrupted, the controller stops controlling the inverter, and the switch component is self-driven turned on so that a back electromotive force generated by the motor is consumed through the energy-consuming component.Type: GrantFiled: June 7, 2023Date of Patent: March 5, 2024Assignee: DELTA ELECTRONICS, INC.Inventors: Te-Wei Wang, Yi-Kai Peng, Chen-Yeh Lee
-
Patent number: 11923301Abstract: A method of manufacturing a semiconductor device, including: forming a plurality of gate strips, each gate strip is a gate terminal of a transistor; forming a plurality of first contact vias connected to a part of the gate strips; forming a plurality of first metal strips above the plurality of gate strips; connecting one of the first metal strips to one of the first contact vias; forming a plurality of second metal strips above the plurality of first metal strips, wherein the plurality of second metal strips are co-planar, each second metal strip and one of the first metal strips are crisscrossed from top view; a length between two adjacent gate strips is twice as a length between two adjacent second metal strips, and a length of said one of the first metal strips is smaller than two and a half times as the length between two adjacent gate strips.Type: GrantFiled: December 15, 2022Date of Patent: March 5, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Shih-Wei Peng, Hui-Ting Yang, Wei-Cheng Lin, Jiann-Tyng Tzeng
-
Patent number: 11922879Abstract: A display substrate and a display device. The display substrate includes a pixel circuit in which the driving circuit controls a driving current for driving the light emitter element to emit light; the first light emission control circuit applies a first voltage to a first terminal of the driving circuit in response to a first light emission control signal; the second light emission control circuit applies the driving current to the light emitter element in response to a second light emission control signal; the first reset circuit applies a first reset voltage to the control terminal of the driving circuit in response to a first reset signal; the first reset signal and the first light emission control signal are simultaneously turn-on signals during a period; the first light emission control line and the second light emission control line extend along a first direction and are arranged in a second direction.Type: GrantFiled: March 31, 2023Date of Patent: March 5, 2024Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Xueling Gao, Kuanjun Peng, Chengchung Yang, Xiangxiang Zou, Wei Qin
-
Patent number: 11923300Abstract: A semiconductor structure includes: a first gate structure and a second gate structure extending in a first direction; a first base level metal interconnect (M0) pattern extending in a second direction perpendicular to the first direction; a second M0 pattern extending in the second direction; a third M0 pattern located between the first and second gate structures and extending in the first direction, two ends of the third M0 pattern connected to the first M0 pattern and the second M0 pattern, respectively; a fourth M0 pattern and a fifth M0 pattern located between the first and second M0 patterns and extending in the second direction. A distance between the fourth M0 pattern and the first M0 pattern in the first direction is equal to a minimum M0 pattern pitch, and a distance between the fourth M0 pattern and the second M0 pattern is equal to the minimum M0 pattern pitch.Type: GrantFiled: July 9, 2021Date of Patent: March 5, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shih-Wei Peng, Jiann-Tyng Tzeng, Ken-Hsien Hsieh
-
Publication number: 20240072415Abstract: A patch antenna includes a plurality of patch units, a first feeding branch, and a second feeding branch. The plurality of patch units is symmetric relative to a virtual symmetry axis. The plurality of patch units is arranged at intervals. A gap is formed between adjacent patch units, and the adjacent patch units are coupled through the gap. The first feeding branch and the second feeding branch are symmetric relative to the symmetry axis, and each of the first feeding branch and the second feeding branch is electrically connected to at least one patch unit of the plurality of patch units. The first feeding branch is configured for a first polarization of the patch antenna, and the second feeding branch is configured for a second polarization of the patch antenna.Type: ApplicationFiled: December 29, 2021Publication date: February 29, 2024Inventors: Weibo Peng, Xin Xu, Linsheng Li, Timofey Kamyshev, Wei Shan, Yongchao Wang
-
Publication number: 20240072155Abstract: A method includes forming a transistor, which includes forming a dummy gate stack over a semiconductor region, and forming an Inter-Layer Dielectric (ILD). The dummy gate stack is in the ILD, and the ILD covers a source/drain region in the semiconductor region. The method further includes removing the dummy gate stack to form a trench in the first ILD, forming a low-k gate spacer in the trench, forming a replacement gate dielectric extending into the trench, forming a metal layer to fill the trench, and performing a planarization to remove excess portions of the replacement gate dielectric and the metal layer to form a gate dielectric and a metal gate, respectively. A source region and a drain region are then formed on opposite sides of the metal gate.Type: ApplicationFiled: November 8, 2023Publication date: February 29, 2024Inventors: Kuo-Hua Pan, Je-Wei Hsu, Hua Feng Chen, Jyun-Ming Lin, Chen-Huang Peng, Min-Yann Hsieh, Java Wu
-
Patent number: 11916074Abstract: Exemplary embodiments for an exemplary dual transmission gate and various exemplary integrated circuit layouts for the exemplary dual transmission gate are disclosed. These exemplary integrated circuit layouts represent double-height, also referred to as double rule, integrated circuit layouts. These double rule integrated circuit layouts include a first group of rows from among multiple rows of an electronic device design real estate and a second group of rows from among the multiple rows of the electronic device design real estate to accommodate a first metal layer of a semiconductor stack. The first group of rows can include a first pair of complementary metal-oxide-semiconductor field-effect (CMOS) transistors, such as a first p-type metal-oxide-semiconductor field-effect (PMOS) transistor and a first n-type metal-oxide-semiconductor field-effect (NMOS) transistor, and the second group of rows can include a second pair of CMOS transistors, such as a second PMOS transistor and a second NMOS transistor.Type: GrantFiled: July 27, 2022Date of Patent: February 27, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Shih-Wei Peng, Hui-Zhong Zhuang, Jiann-Tyng Tzeng, Li-Chun Tien, Pin-Dai Sue, Wei-Cheng Lin
-
Patent number: 11912714Abstract: The present invention discloses compounds of Formula (I), and pharmaceutically acceptable salts, thereof: which inhibit coronavirus replication activity. The invention further relates to pharmaceutical compositions comprising a compound of Formula (I) or a pharmaceutically acceptable salt thereof, and methods of treating or preventing a coronavirus infection in a subject in need thereof, comprising administering to the subject a therapeutically effective amount of a compound of Formula (I) or a pharmaceutically acceptable salt thereof.Type: GrantFiled: November 9, 2022Date of Patent: February 27, 2024Assignee: Enanta Pharmaceuticals, Inc.Inventors: Hui Cao, Wei Li, Xuri Gao, Jiajun Zhang, Xiaowen Peng, Jorden Kass, Ruichao Shen, Guoqiang Wang, Yat Sun Or
-
Publication number: 20240063119Abstract: A semiconductor structure includes: a first gate structure and a second gate structure extending in a first direction; a first base level metal interconnect (M0) pattern extending in a second direction perpendicular to the first direction; a second M0 pattern extending in the second direction; a third M0 pattern located between the first and second gate structures and extending in the first direction, two ends of the third M0 pattern connected to the first M0 pattern and the second M0 pattern, respectively; a fourth M0 pattern and a fifth M0 pattern located between the first and second M0 patterns and extending in the second direction. A distance between the fourth M0 pattern and the first M0 pattern in the first direction is equal to a minimum M0 pattern pitch, and a distance between the fourth M0 pattern and the second M0 pattern is equal to the minimum M0 pattern pitch.Type: ApplicationFiled: August 10, 2023Publication date: February 22, 2024Inventors: Shih-Wei Peng, Jiann-Tyng Tzeng, Ken-Hsien Hsieh
-
Patent number: 11908852Abstract: An integrated circuit includes a first transistor, a horizontal routing track extending in a first direction in a first metal layer, and a via connector conductively connecting the horizontal routing track to a first terminal of the first transistor. The integrated circuit also includes a backside routing track extending in the first direction in a backside metal layer, and a backside via connector conductively connecting the backside routing track to a second terminal of the first transistor. The backside metal layer and the first metal layer are formed at opposite sides of a semiconductor substrate. In the integrated circuit, either the first terminal or the second terminal is a gate terminal of the first transistor.Type: GrantFiled: June 6, 2022Date of Patent: February 20, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTDInventors: Wei-An Lai, Shih-Wei Peng, Wei-Cheng Lin, Jiann-Tyng Tzeng
-
Patent number: 11908538Abstract: Various memory cell structures and power routings for one or more cells in an integrated circuit are disclosed. In one embodiment, different metal layers are used for power stripes that are operable to connect to voltage sources to supply different voltage signals, which allows some or all of the power stripes to have a larger width. Additionally or alternatively, fewer metal stripes are used for signals in a metal layer to allow the power stripe in that metal layer to have a larger width. The larger width(s) in turn increases the total area of the power stripe(s) to reduce the IR drop across the power stripe. The various power routings include connecting metal pillars in one metal layer to a power stripe in another metal layer, and extending a metal stripe in one metal layer to provide additional connections to a power stripe in another metal layer.Type: GrantFiled: December 18, 2020Date of Patent: February 20, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shih-Wei Peng, Jiann-Tyng Tzeng, Kam-Tou Sio
-
Publication number: 20240055029Abstract: Various memory cell structures and power routings for one or more cells in an integrated circuit are disclosed. In one embodiment, different metal layers are used for power stripes that are operable to connect to voltage sources to supply different voltage signals, which allows some or all of the power stripes to have a larger width. Additionally or alternatively, fewer metal stripes are used for signals in a metal layer to allow the power stripe in that metal layer to have a larger width. The larger width(s) in turn increases the total area of the power stripe(s) to reduce the IR drop across the power stripe. The various power routings include connecting metal pillars in one metal layer to a power stripe in another metal layer, and extending a metal stripe in one metal layer to provide additional connections to a power stripe in another metal layer.Type: ApplicationFiled: August 10, 2023Publication date: February 15, 2024Inventors: Shih-Wei PENG, Jiann-Tyng TZENG, Kam-Tou SIO
-
Publication number: 20240055348Abstract: A monolithic three-dimensional (3D) integrated circuit (IC) device includes a lower tier including a lower tier cell and an upper tier arranged over the lower tier. The upper tier has a first upper tier cell and a second upper tier cell separated by a predetermined lateral space. A monolithic inter-tier via (MIV) extends from the lower tier through the predetermined lateral space, and the MIV has a first end electrically connected to the lower tier cell and a second end electrically connected to the first upper tier cell.Type: ApplicationFiled: August 10, 2023Publication date: February 15, 2024Inventors: Shih-Wei Peng, Jiann-Tyng Tzeng, Kam-Tou Sio, Wei-Cheng Lin, Wei-An Lai
-
Publication number: 20240055499Abstract: A device includes a first row of active areas, a second row of active areas, and a first power via. The first row of active areas includes first active areas that extend in a first direction and second active areas that extend in the first direction. Each of the first active areas has a first width in a second direction and each of the second active areas has a second width in the second direction that is smaller than the first width. The second row of active areas is situated above or below the first row of active areas and includes third active areas that extend in the first direction. Each of the third active areas has the second width in the second direction. The first power via extends in a third direction between a transistor level of the device and a backside metal layer of the device and is situated between the first row of active areas and the second row of active areas.Type: ApplicationFiled: August 12, 2022Publication date: February 15, 2024Inventors: Ching-Yu Huang, Kuan Yu Chen, Shih-Wei Peng, Wei-Cheng Lin, Jiann-Tyng Tzeng
-
Publication number: 20240055430Abstract: A semiconductor device (having a CMOS architecture) includes first to fourth cell regions Each of the first and second cell regions includes a pair of first and second stacks of nanosheets relative to, e.g., the Z-axis. The nanosheets of the first stack have a first dopant-type, e.g., N-type. The nanosheets of the second stack have a second dopant type, e.g., P-type. Each pair of first and second stacks represents a CMOS architecture relative to a second direction, e.g., the Y-axis Each of the third and fourth cell regions has CFET architecture, the CFET architecture being a type of CMOS architecture relative to the Z-axis. The third and fourth cell regions are adjacent each other relative to the Y-axis. The first and second active regions are on corresponding first and second sides of each of the third and fourth active regions. The first and second cell regions are non-CFET cell regions.Type: ApplicationFiled: August 11, 2022Publication date: February 15, 2024Inventors: Shih-Wei PENG, Chun-Yen LIN, Jiann-Tyng TZENG
-
Patent number: 11901286Abstract: A method of generating an integrated circuit (IC) layout diagram includes obtaining a grid of intersecting first and second pluralities of tracks corresponding to adjacent metal layers, determining that first and second pitches of the respective first and second pluralities of tracks conform to a first rule, applying a via positioning pattern to the grid whereby via regions are restricted to alternating diagonal grid lines, positioning via regions at some or all of the grid intersections of the alternating diagonal grid lines, and generating the IC layout diagram including the via regions positioned along the alternating diagonal grid lines.Type: GrantFiled: May 28, 2021Date of Patent: February 13, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shih-Wei Peng, Chih-Min Hsiao, Ching-Hsu Chang, Jiann-Tyng Tzeng