Patents by Inventor William F. Clark
William F. Clark has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7977200Abstract: A semiconductor device including at least one capacitor formed in wiring levels on a silicon-on-insulator (SOI) substrate, wherein the at least one capacitor is coupled to an active layer of the SOI substrate. A method of fabricating a semiconductor structure includes forming an SOI substrate, forming a BOX layer over the SOI substrate, and forming at least one capacitor in wiring levels on the BOX layer, wherein the at least one capacitor is coupled to an active layer of the SOI substrate.Type: GrantFiled: March 12, 2008Date of Patent: July 12, 2011Assignee: International Business Machines CorporationInventors: William F. Clark, Jr., Stephen E. Luce
-
Patent number: 7943997Abstract: Disclosed are embodiments of a field effect transistor (FET) and, more particularly, a fully-depleted, thin-body (FDTB) FET that allows for scaling with minimal short channel effects, such as drain induced barrier lowering (DIBL) and saturation threshold voltage (Vtsat) roll-off, at shorter channel lengths. The FDTB FET embodiments are configured with either an edge back-gate or split back-gate that can be biased in order to selectively adjust the potential barrier between the source/drain regions and the channel region for minimizing off-state leakage current between the drain region and the source region and/or for varying threshold voltage. These unique back-gate structures avoid the need for halo doping to ensure linear threshold voltage (Vtlin) roll-up at smaller channel lengths and, thus, avoid across-chip threshold voltage variations due to random doping fluctuations. Also disclosed are method embodiments for forming such FETs.Type: GrantFiled: April 17, 2008Date of Patent: May 17, 2011Assignee: International Business Machines CorporationInventors: James W. Adkisson, Brent A. Anderson, Andres Bryant, William F. Clark, Jr., Edward J. Nowak
-
Patent number: 7939417Abstract: A structure is disclosed including a substrate including an insulator layer on a bulk layer, and a bipolar transistor in a first region of the substrate, the bipolar transistor including at least a portion of an emitter region in the insulator layer. Another disclosed structure includes an inverted bipolar transistor in a first region of a substrate including an insulator layer on a bulk layer, the inverted bipolar transistor including an emitter region, and a back-gated transistor in a second region of the substrate, wherein a back-gate conductor of the back-gated transistor and at least a portion of the emitter region are in the same layer of material. A method of forming the structures including a bipolar transistor and back-gated transistor together is also disclosed.Type: GrantFiled: August 6, 2009Date of Patent: May 10, 2011Assignee: International Business Machines CorporationInventors: Andres Bryant, William F. Clark, Jr., Edward J. Nowak
-
Publication number: 20110101449Abstract: Disclosed are embodiments of an asymmetric field effect transistor structure and a method of forming the structure in which both series resistance in the source region (Rs) and gate to drain capacitance (Cgd) are reduced in order to provide optimal performance (i.e., to provide improved drive current with minimal circuit delay). Specifically, different heights of the source and drain regions and/or different distances between the source and drain regions and the gate are tailored to minimize series resistance in the source region (i.e., in order to ensure that series resistance is less than a predetermined resistance value) and in order to simultaneously to minimize gate to drain capacitance (i.e., in order to simultaneously ensure that gate to drain capacitance is less than a predetermined capacitance value).Type: ApplicationFiled: January 5, 2011Publication date: May 5, 2011Applicant: International Business Machines CorporationInventors: Brent A. Anderson, Andres Bryant, William F. Clark, JR., Edward J. Nowak
-
Patent number: 7937675Abstract: A design structure including a transistor having a directly contacting gate and body is disclosed. In one embodiment, the transistor includes a gate; a body; and a dielectric layer extending over the body to insulate the gate from the body along an entire surface of the body except along a portion of at least a sidewall of the body, wherein the gate is in direct contact with the body at the portion.Type: GrantFiled: November 6, 2007Date of Patent: May 3, 2011Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Andres Bryant, William F. Clark, Jr., Edward J. Nowak
-
Patent number: 7936017Abstract: A method, gated device and design structure are presented for providing reduced floating body effect (FBE) while not impacting performance enhancing stress. One method includes forming damage in a portion of a substrate adjacent to a gate; removing a portion of the damaged portion to form a trench, leaving another portion of the damaged portion at least adjacent to a channel region; and substantially filling the trench with a material to form a source/drain region.Type: GrantFiled: May 15, 2008Date of Patent: May 3, 2011Assignee: International Business Machines CorporationInventors: William F. Clark, Jr., Toshiharu Furukawa, Xuefeng Hua, Charles W. Koburger, III, Robert R. Robison
-
Patent number: 7932134Abstract: Disclosed is semiconductor structure that incorporates a field shield below a semiconductor device (e.g., a field effect transistor (FET) or a diode). The field shield is sandwiched between upper and lower isolation layers on a wafer. A local interconnect extends through the upper isolation layer and connects the field shield to a selected doped semiconductor region of the device (e.g., a source/drain region of a FET or a cathode or anode of a diode). Current that passes into the device, for example, during back-end of the line charging, is shunted by the local interconnect away from the upper isolation layer and down into the field shield. Consequently, an electric charge is not allowed to build up in the upper isolation layer but rather bleeds from the field shield into the lower isolation layer and into the substrate below. This field shield further provides a protective barrier against any electric charge that becomes trapped within the lower isolation layer or substrate.Type: GrantFiled: November 2, 2009Date of Patent: April 26, 2011Assignee: International Business Machines CorporationInventors: William F. Clark, Jr., Edward J. Nowak
-
Patent number: 7915670Abstract: Disclosed are embodiments of an asymmetric field effect transistor structure and a method of forming the structure in which both series resistance in the source region (Rs) and gate to drain capacitance (Cgd) are reduced in order to provide optimal performance (i.e., to provide improved drive current with minimal circuit delay). Specifically, different heights of the source and drain regions and/or different distances between the source and drain regions and the gate are tailored to minimize series resistance in the source region (i.e., in order to ensure that series resistance is less than a predetermined resistance value) and in order to simultaneously to minimize gate to drain capacitance (i.e., in order to simultaneously ensure that gate to drain capacitance is less than a predetermined capacitance value).Type: GrantFiled: July 16, 2007Date of Patent: March 29, 2011Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Andres Bryant, William F. Clark, Jr., Edward J. Nowak
-
Patent number: 7910418Abstract: Complementary metal gate dense interconnects and methods of manufacturing the interconnects is provided. The method comprises forming a first metal gate on a wafer and second metal gate on the wafer. A conductive interconnect material is deposited in a space formed between the first metal gate and the second metal gate to provide an electrical connection between the first metal gate and the second metal gate.Type: GrantFiled: January 30, 2008Date of Patent: March 22, 2011Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Andres Bryant, William F. Clark, Jr., Edward J. Nowak
-
Patent number: 7891865Abstract: Disclosed is a design structure for an improved on-chip temperature sensing circuit, based on bolometry, which provides self calibration of the on-chip temperature sensors for ideality and an associated method of sensing temperature at a specific on-chip location. The circuit comprises a temperature sensor, an identical reference sensor with a thermally coupled heater and a comparator. The comparator is adapted to receive and compare the outputs from both the temperature and reference sensors and to drive the heater with current until the outputs match. Based on the current forced into the heater, the temperature rise of the reference sensor can be calculated, which in this state, is equal to that of the temperature sensor.Type: GrantFiled: March 13, 2008Date of Patent: February 22, 2011Assignee: International Business Machines CorporationInventors: William F. Clark, Jr., Edward J. Nowak
-
Patent number: 7851315Abstract: A field effect transistor and a method of fabricating the field effect transistor. The field effect transistor includes: a silicon body, a perimeter of the silicon body abutting a dielectric isolation; a source and a drain formed in the body and on opposite sides of a channel formed in the body; and a gate dielectric layer between the body and an electrically conductive gate electrode, a bottom surface of the gate dielectric layer in direct physical contact with a top surface of the body and a bottom surface the gate electrode in direct physical contact with a top surface of the gate dielectric layer, the gate electrode having a first region having a first thickness and a second region having a second thickness, the first region extending along the top surface of the gate dielectric layer over the channel region, the second thickness greater than the first thickness.Type: GrantFiled: February 26, 2008Date of Patent: December 14, 2010Assignee: International Business Machines CorporationInventors: Brent Alan Anderson, Andres Bryant, William F. Clark, Jr., Edward Joseph Nowak
-
Patent number: 7843016Abstract: Disclosed are embodiments for a design structure of an asymmetric field effect transistor structure and a method of forming the structure in which both series resistance in the source region (Rs) and gate to drain capacitance (Cgd) are reduced in order to provide optimal performance (i.e., to provide improved drive current with minimal circuit delay). Specifically, different heights of the source and drain regions and/or different distances between the source and drain regions and the gate are tailored to minimize series resistance in the source region (i.e., in order to ensure that series resistance is less than a predetermined resistance value) and in order to simultaneously to minimize gate to drain capacitance (i.e., in order to simultaneously ensure that gate to drain capacitance is less than a predetermined capacitance value).Type: GrantFiled: October 9, 2007Date of Patent: November 30, 2010Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Andres Bryant, William F. Clark, Jr., Edward J. Nowak
-
Patent number: 7816738Abstract: In order to reduce power dissipation requirements, obtain full potential transistor performance and avoid power dissipation limitations on transistor performance in high density integrated circuits, transistors are operated in a sub-threshold (sub-Vth) or a near sub-Vth voltage regime (generally about 0.2 volts rather than a super-Vth regime of about 1.2 volts or higher) and optimized for such operation, particularly through simplification of the transistor structure, since intrinsic channel resistance is dominant in sub-Vth operating voltage regimes. Such simplifications include an underlap or recess of the source and drain regions from the gate which avoids overlap capacitance to partially recover loss of switching speed otherwise caused by low voltage operation, an ultra-thin gate structure having a thickness of 500 ? or less which also simplifies forming connections to the transistor and an avoidance of silicidation or alloy formation in the source, drain and/or gate of transistors.Type: GrantFiled: November 30, 2005Date of Patent: October 19, 2010Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Andres Bryant, William F. Clark, Jr., Jeffrey P. Gambino, Shih-Fen Huang, Edward J. Nowak, Anthony K. Stamper
-
Patent number: 7772656Abstract: A semiconductor device. The device including: a planar FET formed in a single crystal-silicon substrate, the FET comprising a first channel region, first and second source drains on opposite sides of the first channel region and a gate, the gate over the channel region and electrically isolated from the channel region by a first gate dielectric layer; and a FinFET formed in single crystal silicon block on top of and electrically isolated from the substrate, the FinFET comprising a second channel region, third and fourth source drains on opposite first and second ends of a second channel region and the gate, the gate electrically isolated from the second channel region by a second gate dielectric layer.Type: GrantFiled: December 14, 2006Date of Patent: August 10, 2010Assignee: International Business Machines CorporationInventors: Brent Alan Anderson, Bryant Andres, William F. Clark, Jr., Edward Joseph Nowak
-
Patent number: 7745879Abstract: A method of fabricating a high voltage fully depleted silicon-on-insulator (FD SOI) transistor, the FD SOI transistor having a structure including a region within a body on which a gate structure is disposed. The region includes a channel separating the source region and the drain region. Above the source region is disposed a carrier recombination element, which abuts the gate structure and is electrically connected to the region via the channel. The drain region is lightly doped and ballasted to increase breakdown voltage. The FD SOI may be fabricated by forming a body with a thin silicon layer disposed on a buried oxide (BOX). Alternatively, the body may be formed using a partially depleted (PD) SOI where the region formed therein has a reduced thickness in comparison to the overall thickness of the PD SOI.Type: GrantFiled: October 16, 2007Date of Patent: June 29, 2010Assignee: International Business Machines CorporationInventors: Andres Bryant, William F. Clark, Jr., Edward J. Nowak
-
Patent number: 7736053Abstract: Disclosed are embodiments of an improved on-chip temperature sensing circuit, based on bolometry, which provides self calibration of the on-chip temperature sensors for ideality and an associated method of sensing temperature at a specific on-chip location. The circuit comprises a temperature sensor, an identical reference sensor with a thermally coupled heater and a comparator. The comparator is adapted to receive and compare the outputs from both the temperature and reference sensors and to drive the heater with current until the outputs match. Based on the current forced into the heater, the temperature rise of the reference sensor can be calculated, which in this state, is equal to that of the temperature sensor.Type: GrantFiled: January 6, 2009Date of Patent: June 15, 2010Assignee: International Business Machines CorporationInventors: William F. Clark, Jr., Edward J. Nowak
-
Publication number: 20100047972Abstract: Disclosed is semiconductor structure that incorporates a field shield below a semiconductor device (e.g., a field effect transistor (FET) or a diode). The field shield is sandwiched between upper and lower isolation layers on a wafer. A local interconnect extends through the upper isolation layer and connects the field shield to a selected doped semiconductor region of the device (e.g., a source/drain region of a FET or a cathode or anode of a diode). Current that passes into the device, for example, during back-end of the line charging, is shunted by the local interconnect away from the upper isolation layer and down into the field shield. Consequently, an electric charge is not allowed to build up in the upper isolation layer but rather bleeds from the field shield into the lower isolation layer and into the substrate below. This field shield further provides a protective barrier against any electric charge that becomes trapped within the lower isolation layer or substrate.Type: ApplicationFiled: November 2, 2009Publication date: February 25, 2010Applicant: International Business Machines CorporationInventors: William F. Clark, JR., Edward J. Nowak
-
Patent number: 7667527Abstract: Structure and process for compensating threshold voltage variation due to process variation. The structure includes a circuit segmented into sub-blocks having a predetermined size corresponding to a characteristic length associated with a process variation. A local circuit is located in each circuit sub-block, and a reference signal coupled to each local circuit. The local circuit generates a compensation signal in response to the reference signal to adjust an electrical parameter of the respective sub-block to a predetermined value.Type: GrantFiled: November 20, 2006Date of Patent: February 23, 2010Assignee: International Business Machines CorporationInventors: William F. Clark, Jr., Edward J. Nowak
-
Patent number: 7659155Abstract: A transistor having a directly contacting gate and body and related methods are disclosed. In one embodiment, the transistor includes a gate; a body; and a dielectric layer extending over the body to insulate the gate from the body along an entire surface of the body except along a portion of at least a sidewall of the body, wherein the gate is in direct contact with the body at the portion. One method may include providing the body; forming a sacrificial layer that contacts at least a portion of a sidewall of the body; forming a dielectric layer about the body except at the at least a portion; removing the sacrificial layer; and forming the gate about the body such that the gate contacts the at least a portion of the sidewall of the body.Type: GrantFiled: March 8, 2007Date of Patent: February 9, 2010Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Andres Bryant, William F. Clark, Jr., Edward J. Nowak
-
Publication number: 20090298250Abstract: A structure is disclosed including a substrate including an insulator layer on a bulk layer, and a bipolar transistor in a first region of the substrate, the bipolar transistor including at least a portion of an emitter region in the insulator layer. Another disclosed structure includes an inverted bipolar transistor in a first region of a substrate including an insulator layer on a bulk layer, the inverted bipolar transistor including an emitter region, and a back-gated transistor in a second region of the substrate, wherein a back-gate conductor of the back-gated transistor and at least a portion of the emitter region are in the same layer of material. A method of forming the structures including a bipolar transistor and back-gated transistor together is also disclosed.Type: ApplicationFiled: August 6, 2009Publication date: December 3, 2009Inventors: Andres Bryant, William F. Clark, JR., Edward J. Nowak