Patents by Inventor Won-Joo Yun
Won-Joo Yun has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8378726Abstract: A clock signal duty correction circuit includes: a first transition timing control unit configured to generate a first control signal for controlling a rising timing of a duty correction clock signal by using a clock signal; a second transition timing control unit configured to generate a second control signal for varying a falling timing of the duty correction clock signal by using the clock signal according to a code signal; and a differential buffer unit configured to generate the duty correction clock signal, whose rising time or falling time is adjusted, in response to the first control signal and the second control signal.Type: GrantFiled: July 29, 2010Date of Patent: February 19, 2013Assignee: SK Hynix Inc.Inventors: Yong Ju Kim, Dae Han Kwon, Won Joo Yun, Hae Rang Choi, Jae Min Jang
-
Patent number: 8350604Abstract: A clock receiver in a semiconductor integrated circuit includes a first clock buffer configured to buffer an external clock to generate a low frequency buffered clock in response to a first operation signal; a second clock buffer configured to buffer the external clock to generate a high frequency buffered clock in response to a second operation signal; and an internal clock generating unit configured to receive the low frequency buffered clock and the high frequency buffered clock, to control states of the first operation signal and the second operation signal and to generate an internal clock.Type: GrantFiled: December 23, 2009Date of Patent: January 8, 2013Assignee: Hynix Semiconductor Inc.Inventors: Won Joo Yun, Hyun Woo Lee, Ki-Han Kim
-
Patent number: 8237478Abstract: A delay locked loop (DLL) circuit includes a delay line configured to generate a delay clock signal by delaying a reference clock signal in response to a delay control signal, the delay line having two or more initial activation points, wherein the initial activation points are selected according to an initial value of the delay control signal; a delay compensating unit configured to generate a feedback clock signal by delaying the delay clock signal for a predetermined time; a phase detecting unit configured to generate a phase detection signal by comparing a phase of the reference clock signal to a phase of the feedback clock signal; and a delay control unit configured to generate the delay control signal in response to the phase detection signal.Type: GrantFiled: September 20, 2011Date of Patent: August 7, 2012Assignee: Hynix Semiconductor Inc.Inventors: Won Joo Yun, Hyun Woo Lee
-
Publication number: 20120194231Abstract: A method of controlling a power control circuit includes enabling a power cutoff signal when a delay locking operation of a Delay Locked Loop (DLL) circuit is completed, disabling the power cutoff signal for a predetermined time, and detecting a phase difference between a reference clock and a feedback clock to re-determine, on the basis of the detection result, whether or not to enable the power cutoff signal.Type: ApplicationFiled: April 9, 2012Publication date: August 2, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Won Joo YUN, Hyun Woo LEE, Dong Suk SHIN
-
Patent number: 8228104Abstract: A duty cycle correcting circuit includes a duty ratio control unit configured to alternately change logical values of a plurality of bits of a pull-up control signal and a plurality of bits of a pull-down control signal in response to a duty ratio detection signal, a duty ratio correcting unit configured to adjust driving abilities of a first driver and a second driver in response to the plurality of bits of the pull-up control signal and the plurality of bits of the pull-down control signal to output a correction clock signal, and a duty ratio detecting unit configured to detect a duty ratio of the correction clock to generate the duty ratio detection signal.Type: GrantFiled: December 29, 2008Date of Patent: July 24, 2012Assignee: SK hynix Inc.Inventors: Won-Joo Yun, Hyun-Woo Lee
-
Patent number: 8154326Abstract: A power control circuit includes a check unit that receives a reference clock and generates a check signal for cyclically activating a feedback loop of a DLL circuit, a phase detecting unit that detects a phase difference between the reference clock and a feedback clock, and generates a phase difference detection signal, and a signal combining unit that generates a power cutoff signal in response to a locking completion signal, the check signal, and the phase difference detection signal.Type: GrantFiled: April 29, 2010Date of Patent: April 10, 2012Assignee: Hynix Semiconductor, Inc.Inventors: Won Joo Yun, Hyun Woo Lee, Dong Suk Shin
-
Patent number: 8138812Abstract: Various embodiments of a semiconductor integrated circuit. According to one exemplary embodiment, a semiconductor integrated circuit includes a multi-phase clock generator that is configured to generate a multi-phase internal clock; a first edge combining unit that is configured to generate a first output clock having a first frequency by combining rising edges of clocks included in the internal clock, and transmit the first output clock to a first port; and a second edge combining unit that is configured to generate a second output clock having a second frequency by combining rising edges of clocks included in the internal clock, and transmit the output clock to a second port.Type: GrantFiled: December 23, 2009Date of Patent: March 20, 2012Assignee: Hynix Semiconductor Inc.Inventors: Won Joo Yun, Hyun Woo Lee, Ki Han Kim
-
Patent number: 8120397Abstract: A delay locked loop (DLL) apparatus includes a first delay unit converting a reference clock into a rising clock. A second delay unit converts the reference clock into a falling clock, and a replica delay unit replica-delays the rising clock. A first phase detector compares the phases of the reference clock and the delayed rising clock to output a first detection signal corresponding to the compared phases. A controller synchronizes the rising edge of the rising clock with the rising edge of the reference clock according to the first detection signal of the first phase detector. A second phase detector compares the phases of the synchronized rising clock and the synchronization clock to output a second detection signal corresponding to the compared phases. The DLL apparatus compensates for a skew between an external clock and data and between external and internal clocks by employing a single replica delay unit.Type: GrantFiled: September 16, 2010Date of Patent: February 21, 2012Assignee: Hynix Semiconductor Inc.Inventors: Won Joo Yun, Hyun Woo Lee
-
Publication number: 20120007646Abstract: A delay locked loop (DLL) circuit includes a delay line configured to generate a delay clock signal by delaying a reference clock signal in response to a delay control signal, the delay line having two or more initial activation points, wherein the initial activation points are selected according to an initial value of the delay control signal; a delay compensating unit configured to generate a feedback clock signal by delaying the delay clock signal for a predetermined time; a phase detecting unit configured to generate a phase detection signal by comparing a phase of the reference clock signal to a phase of the feedback clock signal; and a delay control unit configured to generate the delay control signal in response to the phase detection signal.Type: ApplicationFiled: September 20, 2011Publication date: January 12, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Won Joo YUN, Hyun Woo LEE
-
Patent number: 8085072Abstract: A semiconductor integrated circuit is provided. The semiconductor integrated circuit includes: a delay locked loop (DLL) output block configured to delay an input clock signal by a predetermined time in response to a plurality of delay control signals and provide a DLL clock signal; a locking control block configured to compare a phase of a reference clock signal and a phase of a feedback clock signal, and synchronize the phase of the reference clock signal and the phase of the feedback clock signal in response to the plurality of delay control signals; and a locking detection block configured to detect whether the phase of the reference clock signal and the phase of the feedback clock signal are synchronized and the DLL clock signal is locked, wherein, when the DLL clock signal is locked, the locking control block provides the reference clock signal, which is obtained by dividing the input clock signal by n (where n is a natural number equal to or greater than 2), as an internal DLL clock signal.Type: GrantFiled: December 29, 2009Date of Patent: December 27, 2011Assignee: Hynix Semiconductor Inc.Inventors: Hyun Woo Lee, Won Joo Yun
-
Patent number: 8085073Abstract: A phase synchronization apparatus includes a bias control unit configured to sequentially delay an input clock signal to generate bias control signals having multiple bits, a bias generation unit configured to generate a pull-up bias voltage having a level that corresponds to logical values of the bias control signals, and to generate a pull-down bias voltage in response to a control signal; and a voltage controlled oscillator configured to include a plurality of delay cells respectively having a pull-up terminal and a pull-down terminal to generate an output clock signal in response to the control voltage, wherein the pull-up bias voltage is supplied to the pull-up terminals of the respective delay cells and the pull-down bias voltage is supplied to the pull-down terminals of the respective delay cells.Type: GrantFiled: August 25, 2010Date of Patent: December 27, 2011Assignee: Hynix Semiconductor Inc.Inventors: Hyun Woo Lee, Won Joo Yun
-
Publication number: 20110267124Abstract: A clock signal duty correction circuit includes: a first transition timing control unit configured to generate a first control signal for controlling a rising timing of a duty correction clock signal by using a clock signal; a second transition timing control unit configured to generate a second control signal for varying a falling timing of the duty correction clock signal by using the clock signal according to a code signal; and a differential buffer unit configured to generate the duty correction clock signal, whose rising time or falling time is adjusted, in response to the first control signal and the second control signal.Type: ApplicationFiled: July 29, 2010Publication date: November 3, 2011Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Yong Ju KIM, Dae Han KWON, Won Joo YUN, Hae Rang CHOI, Jae Min JANG
-
Publication number: 20110204951Abstract: A semiconductor apparatus for generating an internal voltage includes a control code output block and an internal voltage generation block. The control code output block is configured to output a variable code having a code value corresponding to a voltage level of an internal voltage. The internal voltage generation block is configured to compare the variable code to a setting code and controls the voltage level of the internal voltage according to the comparison.Type: ApplicationFiled: July 27, 2010Publication date: August 25, 2011Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Ki Han KIM, Hyun Woo LEE, Won Joo YUN
-
Patent number: 7994831Abstract: A semiconductor integrated circuit is disclosed. The disclosed semiconductor integrated circuit of the present invention includes a DLL (Delay Locked Loop) controller that controls whether to activate a DLL at the entry of a power down mode, in response to a result of detecting whether a range of phase change of an external clock signal is within a predetermined range, and a DLL block that provides a result of comparing a reference clock signal with a feedback clock signal to the DLL controller and also provides a delay locked clock signal that is periodically updated, in response to the reference clock signal, under the control of an activated output signal from the DLL controller.Type: GrantFiled: July 18, 2008Date of Patent: August 9, 2011Assignee: Hynix Semiconductor Inc.Inventors: Hyun-Woo Lee, Won-Joo Yun
-
Patent number: 7990193Abstract: A semiconductor integrated circuit includes an update control unit configured to generate an update control signal in response to a first command and a second command; and a DLL (Delay Locked Loop) circuit configured to generate an output clock by controlling a phase of an external clock in response to the update control signal.Type: GrantFiled: June 29, 2009Date of Patent: August 2, 2011Assignee: Hynix Semiconductor Inc.Inventors: Hyun Woo Lee, Won Joo Yun
-
Patent number: 7952403Abstract: An update control apparatus in a DLL circuit is provided. The update control apparatus includes a logic value determination, a phase information collection unit, and an update control unit. The logic value determination unit is configured to determine a logic value of a phase detection signal for a first period interval of a reference clock signal to generate a phase information signal, and configured to extend the first period interval into a second period interval when an extension instruction signal is enabled. The phase information collection unit is configured to determine consecutive logic values of an update possible signal to generate the extension instruction signal, and configured to collect the phase information signal to generate an update information signal. The update control unit is configured to generate the update possible signal, a valid interval signal, and an update control signal in response to the update information signal.Type: GrantFiled: December 29, 2009Date of Patent: May 31, 2011Assignee: Hynix Semiconductor Inc.Inventor: Won Joo Yun
-
Publication number: 20110102035Abstract: A semiconductor integrated circuit is provided. The semiconductor integrated circuit includes: a delay locked loop (DLL) output block configured to delay an input clock signal by a predetermined time in response to a plurality of delay control signals and provide a DLL clock signal; a locking control block configured to compare a phase of a reference clock signal and a phase of a feedback clock signal, and synchronize the phase of the reference clock signal and the phase of the feedback clock signal in response to the plurality of delay control signals; and a locking detection block configured to detect whether the phase of the reference clock signal and the phase of the feedback clock signal are synchronized and the DLL clock signal is locked, wherein, when the DLL clock signal is locked, the locking control block provides the reference clock signal, which is obtained by dividing the input clock signal by n (where n is a natural number equal to or greater than 2), as an internal DLL clock signal.Type: ApplicationFiled: December 29, 2009Publication date: May 5, 2011Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Hyun Woo LEE, Won Joo YUN
-
Patent number: 7928783Abstract: A semiconductor integrated circuit includes a frequency determining unit configured to determine an operational speed of the semiconductor integrated circuit and to generate a frequency region signal; a duty cycle control unit configured to detect a duty cycle of a DLL clock and to generate a duty cycle control signal; a duty cycle correcting unit configured to generate a corrected clock by correcting a duty cycle of an input clock in response to the frequency region signal and in response to the duty cycle control signal; and a DLL (Delay Locked Loop) circuit configured to generate the DLL clock by controlling a phase of the corrected clock.Type: GrantFiled: June 29, 2009Date of Patent: April 19, 2011Assignee: Hynix Semiconductor Inc.Inventors: Won Joo Yun, Hyun Woo Lee, Ki Han Kim
-
Publication number: 20110074479Abstract: A delay locked loop (DLL) apparatus includes a first delay unit converting a reference clock into a rising clock. A second delay unit converts the reference clock into a falling clock, and a replica delay unit replica-delays the rising clock. A first phase detector compares the phases of the reference clock and the delayed rising clock to output a first detection signal corresponding to the compared phases. A controller synchronizes the rising edge of the rising clock with the rising edge of the reference clock according to the first detection signal of the first phase detector. A second phase detector compares the phases of the synchronized rising clock and the synchronization clock to output a second detection signal corresponding to the compared phases. The DLL apparatus compensates for a skew between an external clock and data and between external and internal clocks by employing a single replica delay unit.Type: ApplicationFiled: September 16, 2010Publication date: March 31, 2011Inventors: Won Joo YUN, Hyun Woo LEE
-
Patent number: 7888982Abstract: A semiconductor memory apparatus having a clock signal generation circuit and a data output circuit is presented. The apparatus includes a delay locked loop (DLL), a phase locked loop (PLL), a frequency discrimination unit, and a data output buffer. The DLL circuit is configured to negatively delay a clock signal to generate a DLL clock signal. The PLL circuit is configured to receive the DLL clock signal to generate a control voltage in response to a frequency of the DLL clock signal and to generate a PLL clock signal of a frequency corresponding to a level of the control voltage. The frequency discrimination unit is configured to discriminate a frequency of the DLL clock signal in accordance with the level of the control voltage to generate a frequency discrimination signal. The data output buffer is configured to receive the DLL clock signal or the PLL clock signal to buffer output data signals.Type: GrantFiled: August 12, 2010Date of Patent: February 15, 2011Assignee: Hynix Semiconductor Inc.Inventors: Hyun Woo Lee, Won Joo Yun