Patents by Inventor Yoshiaki Fukuzumi
Yoshiaki Fukuzumi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9583505Abstract: According to an embodiment, a non-volatile memory device includes first electrodes stacked on an underlying layer, a second electrode provided on the first electrodes, a semiconductor layer extending in a first direction from the underlying layer to the second electrode, and a memory film provided between each of the first electrodes and the semiconductor layer. The semiconductor layer includes a first portion adjacent to the first electrodes and a second portion adjacent to the second electrode. The second portion has a thickness thinner than a thickness of the first portion in a second direction perpendicular to the first direction.Type: GrantFiled: September 11, 2014Date of Patent: February 28, 2017Assignee: Kabushiki Kaisha ToshibaInventors: Takashi Ishida, Yoshiaki Fukuzumi, Takayuki Okada, Masaki Tsuji
-
Publication number: 20170053935Abstract: A semiconductor memory device includes a connecting member including a semiconductor material, a first electrode film, a first insulating film, a stacked body and three or more semiconductor pillars. The stacked body includes second electrode films and second insulating films that alternately stacked. The semiconductor pillars are arrayed along two or more directions, extend in a stacking direction, pierce through the stacked body and the first insulating film, and are connected to the connecting member. The device includes a third insulating film provided between the semiconductor pillars and the stacked body and between the connecting member and the first electrode film. A charge storage layer is provided at least between one of the second electrode films and the third insulating film.Type: ApplicationFiled: November 8, 2016Publication date: February 23, 2017Applicant: Kabushiki Kaisha ToshibaInventors: Yoshiaki FUKUZUMI, Shinya ARAI, Masaki TSUJI, Hideaki AOCHI, Hiroyasu TANAKA
-
Patent number: 9558945Abstract: According to one embodiment, the array chip includes a three-dimensionally disposed plurality of memory cells and a memory-side interconnection layer connected to the memory cells. The circuit chip includes a substrate, a control circuit provided on the substrate, and a circuit-side interconnection layer provided on the control circuit and connected to the control circuit. The circuit chip is stuck to the array chip with the circuit-side interconnection layer facing to the memory-side interconnection layer. The bonding metal is provided between the memory-side interconnection layer and the circuit-side interconnection layer. The bonding metal is bonded to the memory-side interconnection layer and the circuit-side interconnection layer.Type: GrantFiled: July 22, 2015Date of Patent: January 31, 2017Assignee: Kabushiki Kaisha ToshibaInventors: Yoshiaki Fukuzumi, Hideaki Aochi
-
Patent number: 9548132Abstract: According to one embodiment, a shift register memory device includes a shift register, a program/read element, and a rotating force application unit. The shift register includes a plurality of rotors arranged along one direction and provided with a uniaxial anisotropy. Each of the plurality of rotors has a characteristic direction rotatable around a rotational axis extending in the one direction. The program/read element is configured to program data to the shift register by causing the characteristic direction of one of the rotors to match one selected from two directions conforming to the uniaxial anisotropy and configured to read the data by detecting the characteristic direction. The rotating force application unit is configured to apply a rotating force to the shift register to urge the characteristic direction to rotate. The plurality of rotors are organized into a plurality of pairs of every two mutually adjacent rotors.Type: GrantFiled: June 17, 2015Date of Patent: January 17, 2017Assignee: Kabushiki Kaisha ToshibaInventors: Yoshiaki Fukuzumi, Hideaki Aochi
-
Patent number: 9548373Abstract: A nonvolatile semiconductor memory device according to an embodiment includes: a semiconductor layer; a control gate electrode; and an organic molecular layer, which is provided between the semiconductor layer and the control gate electrode, and has organic molecules including a molecular structure described by a molecular formula (1).Type: GrantFiled: September 1, 2015Date of Patent: January 17, 2017Assignee: Kabushiki Kaisha ToshibaInventors: Shigeki Hattori, Tsukasa Tada, Masaya Terai, Hideyuki Nishizawa, Koji Asakawa, Yoshiaki Fukuzumi
-
Patent number: 9520407Abstract: A semiconductor memory device includes a connecting member including a semiconductor material, a first electrode film, a first insulating film, a stacked body and three or more semiconductor pillars. The stacked body includes second electrode films and second insulating films that alternately stacked. The semiconductor pillars are arrayed along two or more directions, extend in a stacking direction, pierce through the stacked body and the first insulating film, and are connected to the connecting member. The device includes a third insulating film provided between the semiconductor pillars and the stacked body and between the connecting member and the first electrode film. A charge storage layer is provided at least between one of the second electrode films and the third insulating film.Type: GrantFiled: February 5, 2015Date of Patent: December 13, 2016Assignee: Kabushiki Kaisha ToshibaInventors: Yoshiaki Fukuzumi, Shinya Arai, Masaki Tsuji, Hideaki Aochi, Hiroyasu Tanaka
-
Publication number: 20160300846Abstract: According to one embodiment, a semiconductor memory device includes a substrate; a stacked body provided on the substrate and including a first stacked portion, a second stacked portion and an intermediate layer, the first stacked portion and the second stacked portion including a plurality of electrode layers and a plurality of insulating layers, the intermediate layer provided between the first stacked portion and the second stacked portion; a column including a semiconductor film and a charge storage film; and an insulating part provided in the stacked body. The column has a first enlarged portion. The insulating part has a second enlarged portion surrounded by the intermediate layer, the second enlarged portion has a larger width than a width of the portion of the insulating part in the first stacked portion and the second stacked portion.Type: ApplicationFiled: June 16, 2016Publication date: October 13, 2016Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Yoshiaki FUKUZUMI
-
Publication number: 20160276363Abstract: According to one embodiment, a method for manufacturing a semiconductor memory device includes forming a mask layer on the stacked body. The method includes forming a stopper film in a part of the mask layer. The method includes forming a plurality of mask holes in the mask layer. The mask holes include a first mask hole overlapping on the stopper film. The method includes, by etching using the mask layer, forming holes in the stacked body under other mask holes than the first mask hole on the stopper film, but not forming holes in the stacked body under the stopper film. The method includes forming memory films and channel bodies in the holes.Type: ApplicationFiled: September 3, 2015Publication date: September 22, 2016Applicant: Kabushiki Kaisha ToshibaInventors: Yoshiaki FUKUZUMI, Hideaki Aochi, Mitsuhiro Omura
-
Patent number: 9450065Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a first stacked structure body, a first semiconductor layer, a first organic film, a first semiconductor-side insulating film, and a first electrode-side insulating film. The first stacked structure body includes a plurality of first electrode films stacked along a first direction and a first inter-electrode insulating film provided between the first electrode films. The first semiconductor layer is opposed to side faces of the first electrode films. The first organic film is provided between the side faces of the first electrode films and the first semiconductor layer and containing an organic compound. The first semiconductor-side insulating film is provided between the first organic film and the first semiconductor layer. The first electrode-side insulating film provided between the first organic film and the side faces of the first electrode films.Type: GrantFiled: September 25, 2014Date of Patent: September 20, 2016Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Shigeki Hattori, Reika Ichihara, Masaya Terai, Hideyuki Nishizawa, Tsukasa Tada, Koji Asakawa, Hiroyuki Fuke, Satoshi Mikoshiba, Yoshiaki Fukuzumi, Hideaki Aochi
-
Publication number: 20160268288Abstract: According to one embodiment, a semiconductor memory device includes a substrate; a first stacked body provided on the substrate, the first stacked body including a plurality of electrode layers and a plurality of insulating layers, each of the plurality of insulating layers being provided between the plurality of electrode layers; a semiconductor film provided in the first stacked body and extending in a stacking direction of the first stacked body; and a second stacked body provided on the substrate and separately from the first stacked body, the second stacked body including a same layer structure as the first stacked body. The second stacked body includes a first contact portion electrically connected to an external portion; and a second contact portion electrically connected to an external portion different from the first contact portion.Type: ApplicationFiled: August 24, 2015Publication date: September 15, 2016Applicant: Kabushiki Kaisha ToshibaInventor: Yoshiaki FUKUZUMI
-
Publication number: 20160268274Abstract: According to one embodiment, a semiconductor memory device includes a stacked body and a column. The stacked body includes a plurality of electrode layers. The column includes a semiconductor channel, a charge storage film, and a doped silicon layer. The semiconductor channel extends in the stacking direction. The semiconductor channel is a polycrystalline. An average grain size of crystals in a polycrystalline is not less than a film thickness of the semiconductor channel. The charge storage film is provided between the semiconductor channel and the electrode layers. The doped silicon layer contains a metal element and an impurity other than a metal element. The doped silicon layer is in contact with a top end of the semiconductor channel.Type: ApplicationFiled: February 25, 2016Publication date: September 15, 2016Applicant: Kabushiki Kaisha ToshibaInventors: Tomoya KAWAI, Yoshiaki Fukuzumi, Hideaki Aochi
-
Publication number: 20160268303Abstract: According to one embodiment, a method for manufacturing a semiconductor memory device includes forming a first stacked portion on a conductive layer, the first stacked portion including a plurality of first layers and a plurality of second layers; forming a first slit; forming a sacrificial film in the first slit; forming a second stacked portion on the first stacked portion and the sacrificial film; forming a second slit; removing the sacrificial film; embedding a separation film; forming a select gate; forming a hole; forming a film including a charge storage film, on an inner wall of the hole; and forming a channel body on an inner side of the film including the charge storage film. The second stacked portion includes the plurality of first layers and the plurality of second layers, the first layers is separately stacked each other, the second layers is provided between the first layers.Type: ApplicationFiled: February 11, 2016Publication date: September 15, 2016Applicant: Kabushiki Kaisha ToshibaInventors: Tomoya KAWAI, Yoshiaki FUKUZUMI, Hideaki AOCHI
-
Patent number: 9437656Abstract: A semiconductor memory device according to one embodiment of the present invention includes a dielectric film configured to store information depending on presence or absence of a conductive path therein, and a plurality of electrodes provided to contact a first surface of the dielectric film. The conductive path can be formed between two electrodes arbitrarily selected form the plurality of electrodes. The conductive path has a rectifying property of allowing a current to flow more easily in a first direction connecting arbitrary two electrodes than in a second direction opposite to the first direction. The largest possible number of the conductive paths that may be formed is larger than the number of the plurality of electrodes.Type: GrantFiled: October 15, 2014Date of Patent: September 6, 2016Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Yoshiaki Fukuzumi, Hideaki Aochi
-
Patent number: 9431419Abstract: According to one embodiment, a first layer; a stacked body provided above the first layer and including a plurality of electrode layers separately stacked each other; a second layer provided between the first layer and the stacked body; an intermediate layer provided between the first layer and the second layer; a semiconductor body provided in the stacked body, the second layer, the intermediate layer and the first layer, the semiconductor body extending in a stacking direction of the stacked body; and a charge storage film provided between the semiconductor body and the plurality of electrode layers. The semiconductor body includes a side surface connected with the intermediate layer in the vicinity of a boundary between the first layer and the second layer. At least one of the first layer and the second layer has conductivity and is connected with the intermediate layer.Type: GrantFiled: May 27, 2015Date of Patent: August 30, 2016Assignee: Kabushiki Kaisha ToshibaInventors: Yoshiaki Fukuzumi, Masaki Tsuji
-
Publication number: 20160240547Abstract: According to one embodiment, a semiconductor memory device includes first plate-like members, a first wiring, a second plate-like member, a second wiring, first to third semiconductor pillars, a memory film, first to third contacts, first to third plugs, and third wirings. The first wiring is placed between two adjacent ones of the first plate-like members. The second plate-like member is placed on the first wiring. The second wiring is placed between the first plate-like member and the second plate-like member. The first contact is connected to the first semiconductor pillar. The first plug is connected to the first contact. Distance between the central axis of the first plug and the central axis of the second plug in the second direction is different from distance between the central axis of the second plug and the central axis of the third plug.Type: ApplicationFiled: September 10, 2015Publication date: August 18, 2016Applicant: Kabushiki Kaisha ToshibaInventors: Masayoshi TAGAMI, Yoshiaki FUKUZUMI
-
Publication number: 20160240554Abstract: A non-volatile semiconductor storage device has a plurality of memory strings to each of which a plurality of electrically rewritable memory cells are connected in series. Each of the memory strings includes first semiconductor layers each having a pair of columnar portions extending in a vertical direction with respect to a substrate and a coupling portion formed to couple the lower ends of the pair of columnar portions; a charge storage layer formed to surround the side surfaces of the columnar portions; and first conductive layers formed to surround the side surfaces of the columnar portions and the charge storage layer. The first conductive layers function as gate electrodes of the memory cells.Type: ApplicationFiled: April 28, 2016Publication date: August 18, 2016Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yoshiaki FUKUZUMI, Ryota KATSUMATA, Masaru KIDOH, Masaru KITO, Hiroyasu TANAKA, Yosuke KOMORI, Megumi ISHIDUKI, Hideaki AOCHI
-
Patent number: 9397109Abstract: According to one embodiment, a semiconductor memory device includes a substrate; a stacked body provided on the substrate and including a first stacked portion, a second stacked portion and an intermediate layer, the first stacked portion and the second stacked portion including a plurality of electrode layers and a plurality of insulating layers, the intermediate layer provided between the first stacked portion and the second stacked portion; a column including a semiconductor film and a charge storage film; and an insulating part provided in the stacked body. The column has a first enlarged portion. The insulating part has a second enlarged portion surrounded by the intermediate layer, the second enlarged portion has a larger width than a width of the portion of the insulating part in the first stacked portion and the second stacked portion.Type: GrantFiled: August 24, 2015Date of Patent: July 19, 2016Assignee: Kabushiki Kaisha ToshibaInventor: Yoshiaki Fukuzumi
-
Publication number: 20160190152Abstract: A nonvolatile semiconductor memory device, includes: a stacked structural unit including a plurality of insulating films alternately stacked with a plurality of electrode films in a first direction; a selection gate electrode stacked on the stacked structural unit in the first direction; an insulating layer stacked on the selection gate electrode in the first direction; a first semiconductor pillar piercing the stacked structural unit, the selection gate electrode, and the insulating layer in the first direction, a first cross section of the first semiconductor pillar having an annular configuration, the first cross section being cut in a plane orthogonal to the first direction; a first core unit buried in an inner side of the first semiconductor pillar, the first core unit being recessed from an upper face of the insulating layer; and a first conducting layer of the first semiconductor pillar provided on the first core unit to contact the first core unit.Type: ApplicationFiled: March 8, 2016Publication date: June 30, 2016Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yoshiaki FUKUZUMI, Ryota KATSUMATA, Masaru KITO, Masaru KIDOH, Hiroyasu TANAKA, Yosuke KOMORI, Megumi ISHIDUKI, Junya MATSUNAMI, Tomoko FUJIWARA, Hideaki AOCHI, Ryouhei KlRISAWA, Yoshimasa MIKAJIRI, Shigeto OOTA
-
Patent number: 9378962Abstract: A nonvolatile semiconductor storage device includes a semiconductor layer, a first insulating film formed on the semiconductor layer, a charge storage layer formed on the first insulating film and having fine metal grains, a second insulating film formed on the charge storage layer, and a gate electrode formed on the second insulating film. During a write operation, a differential voltage is applied across the gate electrode and the semiconductor layer to place the gate electrode at a lower voltage than the semiconductor layer and cause a positive electric charge to be stored in the charge storage layer.Type: GrantFiled: August 31, 2012Date of Patent: June 28, 2016Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Shigeki Hattori, Masakazu Yamagiwa, Masaya Terai, Hideyuki Nishizawa, Koji Asakawa, Yoshiaki Fukuzumi
-
Patent number: 9356042Abstract: A non-volatile semiconductor storage device has a plurality of memory strings to each of which a plurality of electrically rewritable memory cells are connected in series. Each of the memory strings includes first semiconductor layers each having a pair of columnar portions extending in a vertical direction with respect to a substrate and a coupling portion formed to couple the lower ends of the pair of columnar portions; a charge storage layer formed to surround the side surfaces of the columnar portions; and first conductive layers formed to surround the side surfaces of the columnar portions and the charge storage layer. The first conductive layers function as gate electrodes of the memory cells.Type: GrantFiled: March 25, 2015Date of Patent: May 31, 2016Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Yoshiaki Fukuzumi, Ryota Katsumata, Masaru Kidoh, Masaru Kito, Hiroyasu Tanaka, Yosuke Komori, Megumi Ishiduki, Hideaki Aochi