High performance compliant substrate

- Invensas Corporation

A substrate structure is presented that can include a porous polyimide material and electrodes formed in the porous polyimide material. In some examples, a method of forming a substrate can include depositing a barrier layer on a substrate; depositing a resist over the barrier layer; patterning and etching the resist; forming electrodes; removing the resist; depositing a porous polyimide aerogel; depositing a dielectric layer over the aerogel material; polishing a top side of the interposer to expose the electrodes; and removing the substrate from the bottom side of the interposer.

Skip to: Description  ·  Claims  ·  References Cited  · Patent History  ·  Patent History
Description
CROSS-REFERENCE TO RELATED APPLICATION(S)

This application is a divisional of, and hereby claims priority to, pending U.S. patent application Ser. No. 14/686,671, filed on Apr. 14, 2015, the entirety of which is hereby incorporated by reference herein for all purposes.

BACKGROUND OF THE INVENTION

Technical Field

Embodiments of the present invention relate High Performance Interposers.

Discussion of Related Art

In Chip-first approach, the die are flip-chip mounted on a thick interposer wafer and then molded. In addition to providing electrical connections through the interposer, thermal insulation and warpage characteristics are also considered. Therefore, interposers should have good mechanical and thermal characteristics in order to both thermally insulate between devices mounted on the interposer and to reduce warpage of the final package.

Therefore, there is a need for high performance interposers and substrates.

SUMMARY

In accordance with aspects of the present invention, a substrate structure can include a porous polyimide material; and electrodes formed in the porous polyimide material. A method of forming a substrate can include depositing a barrier layer on a substrate; depositing a resist over the barrier layer; patterning and etching the resist; forming electrodes; removing the resist; depositing a porous polyimide aerogel; depositing a dielectric layer over the aerogel material; polishing a top side of the interposer to expose the electrodes; and removing the substrate from the bottom side of the interposer.

These and other embodiments are further discussed below with respect to the following figures.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates an example interposer according to some embodiments of the present invention.

FIG. 2 illustrates a process for forming the example interposer illustrated in FIG. 1.

FIGS. 3A through 3F illustrate structurally the process shown in FIG. 2.

FIGS. 4A through 4H illustrates various configurations using interposers according to some embodiments of the present invention.

 DETAILED DESCRIPTION

In the following description, specific details are set forth describing some embodiments of the present invention. It will be apparent, however, to one skilled in the art that some embodiments may be practiced without some or all of these specific details. The specific embodiments disclosed herein are meant to be illustrative but not limiting. One skilled in the art may realize other elements that, although not specifically described here, are within the scope and the spirit of this disclosure.

This description and the accompanying drawings that illustrate inventive aspects and embodiments should not be taken as limiting—the claims define the protected invention. Various mechanical, compositional, structural, and operational changes may be made without departing from the spirit and scope of this description and the claims. In some instances, well-known structures and techniques have not been shown or described in detail in order not to obscure the invention.

Additionally, the drawings are not to scale. Relative sizes of components are for illustrative purposes only and do not reflect the actual sizes that may occur in any actual embodiment of the invention. Like numbers in two or more figures represent the same or similar elements.

FIG. 1 illustrates an interposer or substrate 100 according to some embodiments of the present invention. As shown in FIG. 1, interposer or substrate 100 is formed by electrodes 102 embedded in a porous polyimide or in a mesoporous layer or material 104. Porous polyimide or mesoporous material 104 provides high thermal performance, high mechanical strength, as well as the ability to blunt stress fields and blunt propagating cracks. The ability to block cracks suppresses the propagation of cracks emanating from the topside or bottom side of material 104. In some embodiments, the material 104 may deform locally to cushion the large stresses generated by the various mechanical and electrical elements it supports.

Most aerogel products currently available are silica based and break down on handling, shedding small dust particles. Consequently, most conventional aerogels are encapsulated to prevent the dust. Additionally, the insulation properties of the aerogel degrade significantly over time. However, material 104 can be, for example, formed from a porous polyimide aerogel. Polyimide aerogels are flexible, mechanically robust and do not shed dust. Further, polyimide aerogels have good thermal conductivity and dielectric properties.

One polyimide aerogel has been developed by NASA and is described more fully in “Mechanically Strong, Flexible Polyimide Aerogels Cross-Linked with Aromatic Triamine” by Mary Ann B. Meador, Ericka J. Malow, Rebecca Silva, Sarah Wright, Derek Quade, Stephanie L. Vivod, Haiquan Guo, Jiao Guo, and Miko Cakmark, ACS Applied Materials & Interfaces, Sep. 6, 2012 and “Polyimide Aerogels Cross-Linked through Amine Functionalized Polyoligomeric Silsesquioxane” by Haiquan Guo, Mary Ann B. Meador, Linda McCorkle, Derek J. Quade, Jiao Guo, Bart Hamilton, Miko Cakmak, and Guilherme Sprowl, ACS Applied Materials & Interfaces, Feb. 4, 2011. Polyimide aerogels can be manufactured as a thin film, which can be flexible and yet maintain excellent tensile properties. Polyimide aerogels can be about 500 times stronger than traditional silica aerogels. Polyimide aerogels can be custom manufactured as thicker parts with no need to encapsulate or layer on a flexible matrix. In some embodiments, polyimide aerogels can have low thermal conductivity, for examples k values of 14-20 mW/m-K, which offers 2-5 times improved performance over polymer foams. The R values can range from 2-10 times higher than polymer foams, which is in line with silica aerogels of the same density. Polyimide aerogels can be composed of more than 95 percent air by volume and have densities as low as 0.08 g/cm3. Polyimide aerogels can withstand temperatures up to 300° C.

In some embodiments, polyimide gels can be formed from combinations of diamine and dianhydride. For example, a combination of polyamic acid solutions of 3,3′,4,4′-bipheeyltetracroboxylic dianhydride (BPDA), bisaniline-p-xylidene (BAX) and OAPS that are chemically imidized and dried using supercritical CO2. The polyimide gels can be cross-linked through a polyhedral oligomeric silsesquioxane (POSS) or aromatic triamine (TAB).

Polyimide aerogels can have a density as low as 0.08 g/cm3, prosity greater than 90%, dielectric constant (X-band between 1.1 and 1.3), and Young's Modulas of 1-100 MPa depending on density.

The thermal conductivity of polyimide aerogels such as those used in the present embodiments, at room temperature, is about k=14 mW/m-K. This thermal conductivity is very low. For comparison, the thermal conductivity of various materials is provided in the following table:

Thermal conductivity Material (k in units of mW/m-K) Polyimide 14-20 Aerogel Air 24 Carbon dioxide 14.6 fiberglass 40 Argon 16 Foam glass 45 glass 1050 gold 310 × 103

FIGS. 2 and 3A through 3F illustrate an example process for producing interposer 100 as illustrated in FIG. 1. As illustrated in FIGS. 2 and 3A, in step 202 a barrier layer 304 is deposited on a substrate 302. Substrate 302, for example, can be a dummy substrate or a silicon glass substrate. In some cases, substrate 302 can include active or passive devices. In some embodiments, substrate 302 may include blind cavities or recesses. Barrier layer 304 can be, for example, a Ni barrier layer, a TaN/Ta layer, a NiP layer, or a TiN layer, which is coated over the top surface of substrate 302. In some applications, the barrier layer may comprise of a dielectric material or combination of a dielectric layer and a conductive layer. In some embodiments, a seed layer (not shown) can be provided over barrier layer 304 if needed. For example, if barrier layer 304 is a platable material for example, nickel and some copper alloys, a seed layer may not be necessary. In step 204, a resist layer 306 can be deposited over barrier layer and/or seed layer 304. In some embodiments, layer 304 may comprise a distribution layer or interconnection layers for example BEOL. The interconnection layer can be capped with a dielectric layer. The dielectric can be patterned to expose electrical and or mechanical interconnection features beneath prior to seed layer coating and the formation of the resist layer.

As shown in FIG. 2 and FIG. 3B, in step 206 resist layer 306 is patterned and in step 208 metal, for example copper, is deposited to form electrodes 102. In step 210, resist layer 306 is removed, barrier layer 304 (along with the seed layer if present) are removed selectively without removing significant portions of the plated feature 102. In step 212 and as shown in FIG. 3C, electrodes 102 can be coated, for example, with another barrier layer 308. Barrier layer 308 may be formed by selective or non-selective methods. In some embodiments, barrier layer 308 may be a conducting material formed by electroless methods, for example coating nickel or nickel alloys such as NiP, NiW, cobalt and cobalt alloys and combinations thereof on the plated structure 102. In other embodiments the barrier layer may be an insulator formed by PECVD or ALD or other known methods. The insulating barrier layer 308 may be formed of SiN, SIC, diamond like carbons (DLC). In some embodiments, the conductive material 102 can include wirebond. For example, the wirebond may be formed on exposed interconnection features. The conductive wirebond material may include Au, Ni, Cu and their various alloys and a clad layer or layers. When the conductive feature 102 is gold, the barrier layer 308 may not be needed. In some embodiments, conductive layer or layers can be formed by sputtering or electroplating methods or both. The said layer can be also formed by metal lamination methods. For example, a continuous conducting sheet is formed and then patterned to create structures such as those shown in FIG. 3C. In some applications, the metal etching is formed by using anisotropic etchants for the conductive features 102 and any traces of interest. For example, if the coated layer 102 comprise of titanium-aluminum-titanium laminate, chloride ions RIE plasma can be used to remove the unwanted portions of the blanket conductive layer to form at least features 102. In some applications, anisotropic metal removing formularies in the presence of electric field can be used to form conductive features 102 with aspect ratio (H/W) greater than 1.5. In step 214 and as shown in FIG. 3D, a foam material 104 is formed. In some embodiments, as discussed above, foam material 104 can be a polyimide aerogel or a mesoporous material. A polyimide aerogel can be spin-deposited and cured. In some embodiments, curing involves a heating step. In some embodiments mesoporous material other the polyimide aerogel may be used or used in combination with polyimide aerogel. In some embodiments, the dielectric constant k of the mesoporous layer can be less than 2.

In some embodiments, the coated metal 102 protrudes beyond the surface of the coated polymer aerogel. For example, the coated metal 102 may protrude at least more than 1 micron over the surface of the formed aerogel. A removal may be performed to expose the conductive electrode 102 on the top prior to the attachment of device 404. In certain embodiments, metal features 102 may not extend through the foam material, e.g. where damascene, conductive lines, traces, or other conductive features are desired. Moreover, while metal features 102 are shown extending through layers 302 and 304, this is not required and the features may not protrude through either or both of these layers.

In some embodiments, in step 216, a low-stress dielectric layer, for example a Si-containing layer 310, is deposited over foam 104 as shown in FIG. 3E. Low-stress layer 310 can be, for example, a SiO2 layer, a SiN layer, a SiON layer, a SiOF layer, a SiC layer, a diamond like carbon (DLC), a polyimide or combinations thereof. In step 218, a polish step is performed to expose electrodes 102 on the top. The coated dielectric layer may comprise the distribution layer. Portions of the distribution layer may be disposed beneath the exposed conductive electrode 102 and other portions over electrode 102. One or more metallization layers may be coated within the dielectric. In some applications, a contact pad structure (not shown) is coated over the appropriate conductors 102. Semiconductor devices 404 (see FIG. 4) and or passive circuit elements (not shown) may be attached to the top of material 104.

In some embodiments, the mesoporous layer of material 104 may be disposed over the seed layer 304. Cavities are then formed in the mesoporous layer material 104 by RIE methods or by ablation using laser beam for example. The exposed seed layer is cleaned and the conductive electrode is formed by plating methods or screen printing or particle filling methods, prior to subsequent steps. For example, solder balls or particles may be deposited in the cavities in material 104. The material 104 is thermal treated to fuse the solder material within the cavity. Any unwanted solder or other materials on the surface of material 104 is removed. In some applications, the removal step can comprise of high precision milling step to remove for example the top five (5) microns of material 104.

In some embodiments, the attached devices can be encapsulated, for example by transfer molding methods. In some embodiments, the Young's modulus of the encapsulant material is higher than that of aerogel material 104. In some embodiments, the Young's modulus of the encapsulant is similar to that of the aerogel material 104. In some embodiments, the Young's modulus of the encapsulant is lower than that of the aerogel 104. In some embodiments, the encapsulant can be mesoporous material. The top surface of the encapsulant may be polished if necessary to further reduce the thickness of the die and encapsulant. The encapsulated structures can be separated from the support layer 302 and any unwanted material on 104 can be removed including the original plating seed layer to expose the conductive feature 102.

Porous polyimide or mesoporous material 104 provides high thermal performance, high mechanical strength and the ability to blunt stress fields and blunt propagating cracks. The ability to block cracks suppresses the propagation of cracks emanating from disposed on the topside or bottom side of material 104. In some embodiments, the material 104 may deform microscopically locally to cushion the large stresses generated by the various mechanical and electrical elements it supports. The suppression of stress fields and crack propagation in microelectronic packages improves the yield and reliability of the entire package or packaged devices.

The top surface may be attached to a support layer to remove the support layer 302. In some applications where the support layer is comprised of embedded conductor 102, the support layer 302 may thinned down by known methods and processed to reveal the bottom side of the electrodes 102 in the remaining support layer 302 (not shown). Other structures may be attached to the backside of the support layer. The other structures may include a board, a substrate, a chip, a cooling element or another interposer.

In step 220, as illustrated in FIG. 3F, glass substrate 302 and any unwanted materials are removed to expose electrodes 102 on the bottom.

FIGS. 4A through 4H illustrate various configurations using an interposer or substrate 100 according to some embodiments of the present invention. FIG. 4A illustrates a configuration with devices 404 attached to a top side of interposer 100 and devices 406 attached to a bottom side of interposer 100. FIG. 4B illustrates a configuration with a layer 408 deposited on a top side of interposer 100. Layer 408 can be a redistribution layer (RDL) or a back end-of-line layer (BEOL) and can also be formed using polyimide aerogel or a low K material as the dielectric in the RDL or BEOL structure. FIG. 4C illustrates a configuration with layer 408 and devices 404 attached on layer 408. The advantages of these configurations result from the electrical insulation in interposer 100 formed from low k material (k<1), the thermal barrier provided by interposer 100, and flexible and conformal electronics.

Additionally, the porous polyimide or mesoporous material 408 provides high mechanical strength and also blunts stress fields and blunts propagating cracks that may originate from the presence of devices 404. In some embodiments, the layer 408 may deform microscopically locally to cushion the large stresses generated by the presence of various devices 404 and electrical elements 102. The suppression of stress fields and crack propagation protects the devices 404 from cracking and experiencing stress fields from neighboring devices in microelectronic packages.

In some embodiments, there are no conducting thru-electrodes in the polyimide aerogel or mesoporous layer 104. Conductive features can be formed in the patterned mesoporous layer 104 by damascene or non-damascene method or by combination of both methods. A suitable dielectric layer or the polyimide aerogel or polyimide layer can be used to fabricated multilevel metallization feature over the layer 104. Various homogenous and/or heterogeneous devices may be assembled or attached or couple electrically and mechanically to the metallization features or pads disposed over layer 104. The various attached said devices communicate with each other through the interconnect layer disposed over layer 104. In some embodiments, active or passive devices can be embedded in layer 104 and the embedded devices can communicate with other devices via their terminals exposed on the top or bottom surface of layer 104.

FIGS. 4D and 4E illustrate a configuration that keeps memory cool from the heating of a microprocessor. As shown in FIG. 4D, a top layer 408, which can be an RDL or BEOL, is deposited on top of interposer 100 while a bottom layer 410, which also can be an RDL or BEOL formed with polyimide aerogel, is deposited on the bottom side of interposer 410. A microprocessor or a graphics microprocessor 412 is attached to top layer 408. Memory 414 is attached to bottom layer 410. An optional heat sink 416 can be attached on top of microprocessor 412. In this configuration, memory 414 is well insulated thermally from microprocessor 412 while electrical contact is between microprocessor 412 and memory 414 is made through top layer 408, bottom layer 410, and interposer 100. In some embodiments, the device 414 can be located on the same surface as the heat generating device 412, but further away, for example by more than 100 microns, from device 412 without causing higher warpage in the interposer 100. In some applications, the second device 414 can be located more than 200 microns from the first device and the said device relative disposition not degrading interposer or substrate warpage.

FIG. 4E shows a configuration where a memory 414 is deposited to the top side of layer 408 with microprocessor 412 and is separated from microprocessor 412 by a spacer 418. Spacer 418 can be formed of porous polyimide or a mesoporous layer or their combination on top layer 408 between microprocessor 412 and memory 414. Again, memory 414 placed on top layer 408 is thermally insulated from microprocessor 412 while also making electrical contact through metallization in top layer 408. An optional heat sink 416 can be attached on top of microprocessor 412 to further remove heat.

FIGS. 4F and 4G illustrate a configuration where the top layer 420 comprises a layer containing high modulus fiber layer 420 and a bottom layer 422 comprising a layer similar to the top layer 420 on the interposer 100. Top fiber layer 420 and bottom fiber layer 422 can be high-Young's modulus fiber composite layers (for example Kevlar) that provide additional structural stiffness to interposer 100. The layers 420 and 422 may be continuous or discontinuous and the layers 420 and 422 may be thicker in some regions or portions of the surface than in other areas. For example, in some applications, the layer 420 or 422 or both may be selectively disposed around the periphery of the top surface and bottom surface of layer 104. FIG. 4G illustrates devices 424 attached to top fiber layer 420 and bottom fiber layer 422. The fiber layers can help provide for a low warpage interposer. Conductive path ways, not shown, may be formed through layer 420 and contact pads formed over the conductive pathways. Device 424 may be attached on the formed contact pads.

FIG. 4H illustrates addition of a top layer 426 over top fiber layer 420. Top layer 426 can be, for example, an RDL layer, which also may be formed from porous polyimide. Devices 424 can then be attached to top layer 426. In some embodiments, fiber layer 420 is a good thermal conductor. Conductive path ways, not shown, may be formed through layers 420 and 426 with contact pads formed over the conductive pathways. Device(s) 424 may be attached on the formed contact pads.

In other embodiments of this invention layer 104 comprise a mesoporous inorganic material formed by aerogel and thermal methods. In one application, Young's modulus of the inorganic mesoporous layer 104 is higher than the dielectric layer formed on the top or bottom surface of the mesoporous layer 104. While the implementations described above generally indicate that the metal features 102 are formed and patterned before foam layer 104 is formed, this is not a requirement. The foam layer 104 maybe formed first with openings formed therein. The metal features 102 may then be formed within the openings as described above, e.g. with regard to FIG. 3B.

In the preceding specification, various embodiments have been described with reference to the accompanying drawings. It will, however, be evident that various modifications and changes may be made thereto, and additional embodiments may be implemented, without departing from the broader scope of the invention as set for in the claims that follow. The specification and drawings are accordingly to be regarded in an illustrative rather than restrictive sense.

Claims

1. A substrate structure, comprising:

a porous polyimide material;
a plurality of electrodes extending in the porous polyimide material;
a barrier layer coating each of the electrodes to isolate each of the plurality of electrodes from the porous polyimide material; and
a first redistribution layer on a first side of the porous polyimide material, the redistribution layer making electrical contact with the electrodes.

2. The structure of claim 1, further including a second redistribution layer on a second side of the porous polyimide material, the electrodes providing electrical paths from the first redistribution layer to the second redistribution layer.

3. The structure of claim 1, further including a porous spacer formed over the first redistribution layer to thermally separate a first device from a second device.

4. A substrate structure, comprising:

a porous polyimide material;
a plurality of electrodes extending in the porous polyimide material;
a barrier layer coating each of the electrodes to isolate each of the plurality of electrodes from the porous polyimide material; and
a top fiber based layer on a top side of the porous polyimide material.

5. The structure of claim 4, further including a bottom fiber based layer on a bottom side of the porous polyimide material.

6. The structure of claim 4, further including a top redistribution layer over the top fiber based layer.

Referenced Cited
U.S. Patent Documents
3955068 May 4, 1976 Shaheen
4464489 August 7, 1984 Noda et al.
4532620 July 30, 1985 Matsuda et al.
5135959 August 4, 1992 Hill
5149615 September 22, 1992 Chakravorty et al.
5231751 August 3, 1993 Sachdev et al.
5300735 April 5, 1994 Yokono et al.
5481795 January 9, 1996 Hatakeyama
5484647 January 16, 1996 Nakatani
5582858 December 10, 1996 Adamopoulos et al.
5706578 January 13, 1998 Hubner
5972482 October 26, 1999 Hatakeyama
6037668 March 14, 2000 Cave
6071809 June 6, 2000 Zhao
6228511 May 8, 2001 Sachdev et al.
6322903 November 27, 2001 Siniaguine et al.
6338984 January 15, 2002 Miniamio et al.
6376370 April 23, 2002 Farrar
6559543 May 6, 2003 Dunham
6635967 October 21, 2003 Chang et al.
6696529 February 24, 2004 Mochizuki
6727576 April 27, 2004 Hedler et al.
6800169 October 5, 2004 Liu et al.
7022377 April 4, 2006 Kanada et al.
7199450 April 3, 2007 Casey et al.
7294393 November 13, 2007 Murai
7294919 November 13, 2007 Bai
7348261 March 25, 2008 Caletka et al.
7539038 May 26, 2009 Lee et al.
7557448 July 7, 2009 Aggarwal et al.
7594982 September 29, 2009 Roscheisen
7619315 November 17, 2009 Kwon et al.
7619901 November 17, 2009 Eichelberger et al.
7781492 August 24, 2010 Williams et al.
7791203 September 7, 2010 Jeung et al.
7793414 September 14, 2010 Haba et al.
7863189 January 4, 2011 Basker et al.
7902643 March 8, 2011 Tuttle
7919844 April 5, 2011 Ozguz et al.
7944034 May 17, 2011 Gerber et al.
7977411 July 12, 2011 Williams et al.
8012797 September 6, 2011 Shen et al.
8076765 December 13, 2011 Chen et al.
8093697 January 10, 2012 Haba et al.
8097490 January 17, 2012 Pagaila et al.
8133762 March 13, 2012 Pagaila et al.
8159043 April 17, 2012 Yamazaki et al.
8193604 June 5, 2012 Lin et al.
8198729 June 12, 2012 Chou
8241955 August 14, 2012 Pagaila et al.
8253230 August 28, 2012 Janzen et al.
8330277 December 11, 2012 Machida
8354297 January 15, 2013 Pagaila et al.
8354304 January 15, 2013 Chow et al.
8389378 March 5, 2013 Enquist et al.
8395267 March 12, 2013 Roozenboom et al.
8586408 November 19, 2013 Chen et al.
8618659 December 31, 2013 Sato et al.
8709938 April 29, 2014 Enquist et al.
8796846 August 5, 2014 Lin et al.
8835228 September 16, 2014 Mohammed
8841765 September 23, 2014 Haba et al.
8922005 December 30, 2014 Hu et al.
8945677 February 3, 2015 Zafiropoulos
8974903 March 10, 2015 Meador et al.
9018094 April 28, 2015 Kosenko et al.
9048222 June 2, 2015 Hung et al.
9109088 August 18, 2015 Meador et al.
9125333 September 1, 2015 Uzoh et al.
9171756 October 27, 2015 Enquist et al.
9373585 June 21, 2016 Uzoh et al.
9422622 August 23, 2016 Storey
9449723 September 20, 2016 Park et al.
9502390 November 22, 2016 Caskey et al.
9640504 May 2, 2017 Pagaila et al.
9646917 May 9, 2017 Katkar
20010013643 August 16, 2001 Nakanishi
20020109232 August 15, 2002 Lin
20020115282 August 22, 2002 Lin
20020121334 September 5, 2002 Ikeda
20020155700 October 24, 2002 Chen
20020172812 November 21, 2002 Ikeda
20020189088 December 19, 2002 Kawashima
20020192870 December 19, 2002 Ikeda
20030022102 January 30, 2003 Hiraoka
20030122243 July 3, 2003 Lee
20030122244 July 3, 2003 Lin
20030122246 July 3, 2003 Lin
20040009683 January 15, 2004 Hiraoka
20040170754 September 2, 2004 Tahara
20040183209 September 23, 2004 Lin
20040245580 December 9, 2004 Lin
20050074651 April 7, 2005 Kidai et al.
20050096661 May 5, 2005 Farrow et al.
20050277283 December 15, 2005 Lin
20050281995 December 22, 2005 Murai
20060035152 February 16, 2006 Nishimura
20060060961 March 23, 2006 Lin
20060138605 June 29, 2006 Pardo
20060251963 November 9, 2006 Nakashima
20070030681 February 8, 2007 Farrell
20070190407 August 16, 2007 Fujikawa
20070231700 October 4, 2007 Watanabe
20090166862 July 2, 2009 Kweon et al.
20090200663 August 13, 2009 Daubenspeck et al.
20110052971 March 3, 2011 Fujikawa
20110068478 March 24, 2011 Pagaila et al.
20120024581 February 2, 2012 Hasegawa
20120073859 March 29, 2012 Lo et al.
20120119193 May 17, 2012 Sekiguchi
20130020117 January 24, 2013 Yamato
20130161826 June 27, 2013 Son
20130189566 July 25, 2013 Zinck
20140021630 January 23, 2014 Lin
20140178579 June 26, 2014 Qi
20140178658 June 26, 2014 Qi
20140272358 September 18, 2014 Meador
20140321894 October 30, 2014 Qi
20150048487 February 19, 2015 Jung
20150141544 May 21, 2015 Meador
20150262902 September 17, 2015 Shen et al.
20150348873 December 3, 2015 Katkar
20160003404 January 7, 2016 Shibata et al.
Foreign Patent Documents
20140197028 December 2014 WO
Other references
  • Guo et al., “Polyimide Aerogels Cross-Linked Through Amine Functionalized Polyoligomeric Silsesquioxane,” ACS Applied Materials & Interfaces, Feb. 4, 2011.
  • International Search Report and Written Opinion for PCT/US2016/026226, dated Jul. 13, 2016, 11 pages.
  • Meador et al., “Mechanically Strong, Flexible Polyimide Aerogels Cross-Linked With Aromatic Triamine,” ACS Applied Materials & Interfaces, 2012.
  • U.S. Appl. No. 61/952,066, titled, “Integrated Circuits Protected by Substrates with Cavities, and Methods of Manufacture,” filed Mar. 12, 2014, 35 pages.
  • U.S. Appl. No. 14/214,365 titled, Integrated Circuits Protected by Substrates With Cavities, and Methods of Manufactures, filed Mar. 14, 2014, 40 pages.
Patent History
Patent number: 10410977
Type: Grant
Filed: May 11, 2017
Date of Patent: Sep 10, 2019
Patent Publication Number: 20170250140
Assignee: Invensas Corporation (San Jose, CA)
Inventors: Cyprian Emeka Uzoh (San Jose, CA), Rajesh Katkar (San Jose, CA)
Primary Examiner: Xiaoliang Chen
Application Number: 15/592,973
Classifications
Current U.S. Class: Voidless (e.g., Solid) (174/264)
International Classification: H01M 2/08 (20060101); H01M 2/16 (20060101); H01M 2/18 (20060101); H01M 4/02 (20060101); H01M 4/04 (20060101); H01M 4/52 (20100101); H01M 4/80 (20060101); H01M 4/485 (20100101); H05K 1/00 (20060101); H05K 3/10 (20060101); H05K 3/40 (20060101); H05K 3/46 (20060101); H01L 23/00 (20060101); H01L 21/48 (20060101); H01L 23/498 (20060101); H01L 23/538 (20060101); H05K 1/02 (20060101); H05K 1/03 (20060101); H01L 23/15 (20060101);