INCREASING ELECTROMIGRATION RESISTANCE IN AN INTERCONNECT STRUCTURE OF A SEMICONDUCTOR DEVICE BY FORMING AN ALLOY
By introducing a metallic species into an exposed surface area of a copper region, the electromigration behavior of this surface area may be significantly enhanced. The incorporation of the metallic species may be accomplished in a highly selective manner so as to not unduly affect dielectric material positioned adjacent to the metal region, thereby essentially avoiding undue increase of leakage currents.
1. FIELD OF THE INVENTION
Generally, the present disclosure relates to the formation of microstructures, such as advanced integrated circuits, and, more particularly, to the formation of conductive structures, such as copper-based metallization layers, and techniques to reduce electromigration and other stress-induced mass transport effects during operation.
2. DESCRIPTION OF THE RELATED ART
In the field of fabricating modern microstructures, such as integrated circuits, there is a continuous drive to steadily reduce the feature sizes of microstructure elements, thereby enhancing the functionality of these structures. For instance, in modern integrated circuits, minimum feature sizes, such as the channel length of field effect transistors, have reached the deep sub-micron range, thereby increasing performance of these circuits in terms of speed and/or power consumption. As the size of individual circuit elements is reduced with every new circuit generation, thereby improving, for example, the switching speed of the transistor elements, the available floor space for interconnect lines electrically connecting the individual circuit elements is also decreased. Consequently, the dimensions of these interconnect lines are also reduced to compensate for a reduced amount of available floor space and for an increased number of circuit elements provided per unit die area, as typically the number of interconnections required increases over-proportionally relative to the number of circuit elements. Thus, a plurality of stacked “wiring” layers, also referred to as metallization layers, is usually provided, wherein individual metal lines of one metallization layer are connected to individual metal lines of an overlying or underlying metallization layer by so-called vias. Despite the provision of a plurality of metallization layers, reduced dimensions of the interconnect lines are necessary to comply with the enormous complexity of, for instance, modern CPUs, memory chips, ASICs (application specific ICs) and the like. The reduced cross-sectional area of the interconnect structures, possibly in combination with an increase of the static power consumption of extremely scaled transistor elements, may result in considerable current densities in the metal lines, which may even increase with every new device generation.
Advanced integrated circuits, including transistor elements having a critical dimension of 0. μm and even less, may, therefore, typically be operated at significantly increased current densities of up to several kA per cm2 in the individual interconnect structures, despite the provision of a relatively large number of metallization layers, owing to the significant number of circuit elements per unit area. Operating the interconnect structures at elevated current densities, however, may entail a plurality of problems related to stress-induced line degradation, which may finally lead to a premature failure of the integrated circuit. One prominent phenomenon in this respect is the current-induced mass transport in metal lines and vias, also referred to as “electromigration.” Electromigration is caused by momentum transfer of electrons to the ion cores in the conductors, resulting in a net momentum in the direction of electron flow. In particular, at high current densities, a significant collective motion or directed diffusion of atoms may be caused due to electromigration in the interconnect metal, wherein the presence of respective diffusion paths may have a substantial influence on the displaced amount of mass resulting from the momentum transfer. Thus, electromigration may lead to the formation of voids within and hillocks next to the metal interconnect, thereby resulting in reduced performance and reliability or complete failure of the device. For instance, aluminum lines embedded into silicon dioxide and/or silicon nitride are frequently used as metal for metallization layers, wherein, as explained above, advanced integrated circuits having critical dimensions of 0.1 μm or less, may require significantly reduced cross-sectional areas of the metal lines and, thus, increased current densities, which may render aluminum less attractive for the formation of metallization layers.
Consequently, aluminum is being replaced by copper, a material with significantly lower resistivity and improved resistance to electromigration even at considerably higher current densities compared to aluminum. The introduction of copper into the fabrication of microstructures and integrated circuits comes along with a plurality of severe problems residing in copper's characteristic to readily diffuse in silicon dioxide and a plurality of low-k dielectric materials, which are typically used in combination with copper in order to reduce the parasitic capacitance within complex metallization layers. In order to provide the necessary adhesion and to avoid the undesired diffusion of copper atoms into sensitive device regions, it is, therefore, usually necessary to provide a barrier layer between the copper and the dielectric material in which the copper-based interconnect structures are embedded. Although silicon nitride is a dielectric material that effectively prevents the diffusion of copper atoms, selecting silicon nitride as an interlayer dielectric material may be less than desirable, since silicon nitride exhibits a moderately high permittivity, thereby increasing the parasitic capacitance of neighboring copper lines, which may result in non-tolerable signal propagation delays. Hence, a thin conductive barrier layer that also imparts the required mechanical stability to the copper is usually formed to separate the bulk copper from the surrounding dielectric material, thereby reducing copper diffusion into the dielectric materials and also reducing the diffusion of unwanted species, such as oxygen, fluorine and the like, into the copper. Furthermore, the conductive barrier layers may also provide highly stable interfaces with the copper, thereby reducing the probability of significant mass transport at these interfaces, which are typically a critical region in view of increased diffusion paths. Currently, tantalum, titanium, tungsten and their compounds, with nitrogen and silicon and the like are preferred candidates for a conductive barrier layer, wherein the barrier layer may comprise two or more sub-layers of different composition to meet the requirements in terms of diffusion suppressing and adhesion properties.
Another characteristic of copper significantly distinguishing it from aluminum is the fact that copper may not be readily deposited in larger amounts by chemical and physical vapor deposition techniques, in addition to the fact that copper may not be efficiently patterned by anisotropic dry etch processes, thereby requiring a process strategy that is commonly referred to as the damascene or inlaid technique. In the damascene process, first a dielectric layer is formed, which is then patterned to include trenches and/or vias which are subsequently filled with copper, wherein, as previously noted, prior to filling in the copper, a conductive barrier layer is formed on sidewalls of the trenches and vias. The deposition of the bulk copper material into the trenches and vias is usually accomplished by wet chemical deposition processes, such as electroplating and electroless plating, thereby requiring the reliable filling of vias with an aspect ratio of 5 and more with a diameter of 0.3 μm or even less, in combination with trenches having a width ranging from 0.1 μm to several μm. Electrochemical deposition processes for copper are well established in the field of electronic circuit board fabrication. However, the void-free filling of high aspect ratio vias is an extremely complex and challenging task, wherein the characteristics of the finally obtained copper-based interconnect structure significantly depend on process parameters, materials and geometry of the structure of interest. Since the geometry of interconnect structures is substantially determined by the design requirements and may, therefore, not be significantly altered for a given microstructure, it is of great importance to estimate and control the impact of materials, such as conductive and non-conductive barrier layers, of the copper microstructure and their mutual interaction on the characteristics of the interconnect structure to insure both high yield and the required product reliability. In particular, it is important to identify, monitor and reduce degradation and failure mechanisms in interconnect structures for various configurations to maintain device reliability for every new device generation or technology node.
Accordingly, a great deal of effort has been made in investigating the degradation of copper interconnects, especially in combination with low-k dielectric materials having a relative permittivity of 3.1 or less, in order to find new materials and process strategies for forming copper-based lines and vias with a low overall permittivity. Although the exact mechanism of electromigration in copper lines is still not quite fully understood, it turns out that voids positioned in and on sidewalls and especially at interfaces to neighboring materials may have a significant impact on the finally achieved performance and reliability of the interconnects.
One prominent failure mechanism which is believed to significantly contribute to a premature device failure is the electromigration-induced material transport, particularly at an interface of the copper lines to the dielectric cap layer, which may be deposited after filling in the copper on the basis of the electrochemical deposition techniques. The interface characteristics may, therefore, be determined by the previous manufacturing steps, resulting in a specific texture of the copper, and the material characteristics of the cap material, which is frequently provided in the form of silicon nitride, silicon carbide, nitrogen-containing silicon carbide and the like. Recent research results seem to indicate that the electromigration behavior of the copper/cap layer interface may be improved by providing metallic impurities at the interface. It is believed that these impurity atoms may tightly adhere to the copper surface and therefore suppress the migration of copper atoms, which may otherwise be caused by the momentum transfer of the electrons at the high current density that typically prevails in the metal line during operation. It has, therefore, been proposed to form copper alloys on the exposed copper surface by selective electrochemical deposition techniques prior to depositing the dielectric material. Although enhanced electromigration behavior may be achieved, the contamination of the surrounding dielectric material by the metallic components during the selective deposition technique may result in increased line-to-line leakage.
The present disclosure is directed to various methods and devices that may avoid, or at least reduce, the effects of one or more of the problems identified above.
SUMMARY OF THE INVENTIONThe following presents a simplified summary of the invention in order to provide a basic understanding of some aspects of the invention. This summary is not an exhaustive overview of the invention. It is not intended to identify key or critical elements of the invention or to delineate the scope of the invention. Its sole purpose is to present some concepts in a simplified form as a prelude to the more detailed description that is discussed later.
Generally, the subject matter disclosed herein relates to enhanced techniques for improving the electromigration behavior in the metallization structure of advanced semiconductor devices. To this end, an appropriate metallic species may be provided at a surface of the metal while substantially avoiding the metallic species in the adjacent dielectric material in the completed metallization layer so as to reduce the risk of creating increased leakage currents. In illustrative aspects disclosed herein, appropriate thin films including the metallic species may be selectively deposited on the basis of an appropriately prepared deposition mask, thereby substantially avoiding a contamination of the adjacent dielectric material. In other illustrative aspects, an appropriate material layer including the metallic species may be deposited and patterned, thereby removing the metallic species from the dielectric material, wherein a subsequent diffusion process may finally result in the incorporation of the metallic species in the underlying metal region. In other illustrative aspects, the metallic species may be efficiently incorporated into a surface area by particle bombardment, such as ion implantation, plasma treatment and the like.
One illustrative method disclosed herein comprises forming a mask above a metal region formed in a dielectric material of a metallization layer of a semiconductor device, wherein the mask exposes a surface of the metal region and covers the dielectric material. The method further comprises applying a metallic species through the mask to the exposed surface of the metal region and removing the mask. Additionally, the method comprises forming a dielectric cap material above the metallization layer, wherein the dielectric cap material covers the surface containing the metallic species.
A further illustrative method disclosed herein comprises forming a metal layer above a dielectric layer of a metallization layer of a semiconductor device so as to fill an opening in the dielectric layer. The method further comprises performing an implantation process to introduce a metallic species through an exposed surface of the metal layer. Moreover, the method comprises removing excess material of the metal layer from the dielectric layer to form a metal region in the dielectric layer, wherein the metal region has a surface comprising the metallic species.
A still further illustrative method disclosed herein comprises forming a via opening in a dielectric layer, wherein the via opening extends to and exposes a portion of a first metal region formed in a first metallization layer of a semiconductor device. The method additionally comprises performing an ion implantation process to introduce a metallic species into the exposed portion of the first metal region. Finally, the via opening is filled with a metal.
The disclosure may be understood by reference to the following description taken in conjunction with the accompanying drawings, in which like reference numerals identify like elements, and in which:
While the subject matter disclosed herein is susceptible to various modifications and alternative forms, specific embodiments thereof have been shown by way of example in the drawings and are herein described in detail. It should be understood, however, that the description herein of specific embodiments is not intended to limit the invention to the particular forms disclosed, but on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.
DETAILED DESCRIPTIONVarious illustrative embodiments are described below. In the interest of clarity, not all features of an actual implementation are described in this specification. It will of course be appreciated that in the development of any such actual embodiment, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which will vary from one implementation to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking for those of ordinary skill in the art having the benefit of this disclosure.
The present subject matter will now be described with reference to the attached figures. Various structures, systems and devices are schematically depicted in the drawings for purposes of explanation only and so as to not obscure the present disclosure with details that are well known to those skilled in the art. Nevertheless, the attached drawings are included to describe and explain illustrative examples of the present disclosure. The words and phrases used herein should be understood and interpreted to have a meaning consistent with the understanding of those words and phrases by those skilled in the relevant art. No special definition of a term or phrase, i.e., a definition that is different from the ordinary and customary meaning as understood by those skilled in the art, is intended to be implied by consistent usage of the term or phrase herein. To the extent that a term or phrase is intended to have a special meaning, i.e., a meaning other than that understood by skilled artisans, such a special definition will be expressly set forth in the specification in a definitional manner that directly and unequivocally provides the special definition for the term or phrase.
The subject matter of the present disclosure relates to manufacturing techniques for semiconductor devices in which a metallic species may be introduced into a metal region in a selective manner, that is, in a manner such that significant contamination of surface areas of the dielectric material may be avoided. For this purpose, the metallic species, which may be considered as an alloy-forming species, may be brought into contact with the metal region under consideration substantially without contacting the adjacent dielectric material or wherein a thin surface portion of the dielectric material may be removed together with any possible contaminants, when metallic species may be introduced in an intermediate manufacturing stage for forming the metallization layer under consideration. Consequently, the advantageous effects of a metal species, which in some illustrative embodiments may be provided in the form of an atomic species having an atomic radius that is greater than the radius of copper, may therefore be obtained substantially without negatively affecting the characteristics of the dielectric material. In this manner, the inter-diffusion of the metallic species into deeper areas of the metal and into the dielectric cap material may be reduced. The selective positioning of metallic species at and within the surface of the metal region under consideration may be accomplished by appropriately designed deposition and/or diffusion processes, depending on material characteristics, while, in other illustrative aspects, implantation processes, for instance based on appropriately designed implantation masks or on the basis of a “self-masking” regime, may be performed at appropriate manufacturing stages in order to enhance the surface characteristics of metal regions, such as copper-containing regions, with respect to the electromigration performance.
The semiconductor device 100 as shown in
The semiconductor device 100 as shown in
In the following description, it may be referred to as a process for commonly filling the via 122B and the trench 122A, which may also be referred to as a dual damascene approach. Thus, the barrier layer 123 may be deposited by using well-established techniques, such as sputter deposition, chemical vapor deposition (CVD), atomic layer deposition (ALD), electrochemical deposition and the like. Thereafter, the highly conductive metal may be deposited, wherein, frequently, a so-called seed layer may be provided, which may also be deposited on the basis of sputter deposition, ALD, CVD, electrochemical deposition and the like. Next, the volume material may be deposited, for instance, by electroless plating, electroplating and the like. Typically, excess material may be deposited so as to reliably fill the via 122B and the trench 122A, thereby requiring a subsequent removal of the excess material in order to provide the metal region 122 as an isolated feature. A respective removal of excess material may be accomplished by using removal techniques such as chemical mechanical polishing (CMP), electro-CMP, etching, electro-etching and the like. Consequently, after the end of this process sequence, the surface 122S may be exposed. In some illustrative embodiments, the exposed surface 122S may be treated, when highly reactive metals, such as copper, are used for the metal region 122. That is, during the removal of the excess material and in any subsequent substrate handling processes, the exposed surface 122S may come into contact with reactive components, such as fluorine, oxygen and the like, which may result in the creation of a locally varying degree of surface contamination. Hence, in some illustrative embodiments, a passivation layer 124, for instance in the form of copper oxide and the like, may be provided to obtain enhanced uniformity during the further processing for selectively providing a metallic species in and at the surface 122S. For example, after exposing the surface 122S, an oxidizing ambient may be established in order to controllably create a thin copper oxide layer, which may continuously cover the surface 122S.
In other illustrative embodiments, the surface treatment process 103 may comprise an ion implantation process, which may be performed on the basis of appropriately adjusted process parameters, such as implantation energy, dose and the like. For example, moderately low implantation energies of several keVs to several tens of keVs may be used in combination with implantation species, such as nickel, tin, cobalt and the like. Respective parameter settings may be readily established by simulation and/or experiment in order to obtain a desired penetration depth and concentration. For example, the metallic species may be incorporated into the surface 122S with a thickness of one to several nanometers, thereby generating a surface layer 122L containing a desired concentration of the metallic species under consideration. For instance, a concentration of approximately 0.05 to several atomic percent may be incorporated during the process 103, thereby enhancing the overall surface characteristics, as previously discussed. It should be appreciated that the passivation layer 124, if provided, may be maintained in some cases, wherein the implantation energy may be appropriately adjusted to obtain the desired penetration depth and thickness of the layer 122L after removing the passivation layer 124 at any appropriate manufacturing stage.
After the deposition of the layer 122S including the metallic species, the mask 103 may be removed, for instance, by applying heat so as to peel off the mask 103 together with the layer 122S. It should be appreciated that, during the corresponding removal process, contamination of exposed portions of the dielectric material 121 may remain at a low level since removed pieces of the layer 122S may not substantially come into contact with the dielectric material 121. After the removal of the mask 103, a heat treatment may be performed, for instance, for stabilizing the layer 122S and/or for generating a certain degree of inter-diffusion or to promote the formation of an alloy to enhance the overall strength of the surface 122S comprising the layer 122L.
As shown in
As a result, the principles disclosed herein provide techniques for enhancing the electromigration behavior of metallization systems of advanced semiconductor devices by “selectively” providing a metallic species at least on a portion of the surface of a metal region. For this purpose, in illustrative aspects, an implantation process may be performed on the basis of an implantation mask or on the basis of self-masking mechanisms and/or a selective deposition and diffusion mechanism may be employed. By using an implantation process for selectively incorporating a metallic species, the implantation parameters may be appropriately tuned to obtain a desired resistivity of the implanted portion of the basis material. That is, since implantation parameters such as dose and energy may be finely tuned for any given metallic species, the overall concentration and the vertical concentration profile may be appropriately adjusted so as to not unduly increase the overall resistivity of the implanted portion and thus of the metal region under consideration but nevertheless provide an enhanced resistance against electromigration effects. Consequently, the overall electrical resistivity of metal lines may not be unduly increased while nevertheless significantly enhancing the interface characteristic with an overlying dielectric cap layer. On the other hand, unwanted interaction of the metallic species with the dielectric material may be suppressed or substantially completely avoided, thereby maintaining additional leakage currents at a low level.
The particular embodiments disclosed above are illustrative only, as the invention may be modified and practiced in different but equivalent manners apparent to those skilled in the art having the benefit of the teachings herein. For example, the process steps set forth above may be performed in a different order. Furthermore, no limitations are intended to the details of construction or design herein shown, other than as described in the claims below. It is therefore evident that the particular embodiments disclosed above may be altered or modified and all such variations are considered within the scope and spirit of the invention. Accordingly, the protection sought herein is as set forth in the claims below.
Claims
1. A method, comprising:
- forming a mask above a metal region formed in a dielectric material of a metallization layer of a semiconductor device, said mask exposing a surface of said metal region and covering said dielectric material;
- applying a metallic species through said mask to said exposed surface of said metal region;
- removing said mask; and
- forming a dielectric cap material above said metallization layer, said dielectric cap material covering said surface containing said metallic species.
2. The method of claim 1, wherein applying said metallic species comprises performing an ion implantation process to introduce ions of said metallic species into said surface.
3. The method of claim 1, wherein applying said metallic species comprises performing plasma treatment in a plasma ambient containing ions of said metallic species.
4. The method of claim 1, wherein applying said metallic species comprises forming a metal layer comprised of said metallic species on said exposed surface.
5. The method of claim 4, wherein forming said metal layer comprises performing an electrochemical deposition process.
6. The method of claim 4, wherein forming said metal layer comprises depositing said metallic species by at least one of a chemical vapor deposition process and a physical vapor deposition process.
7. The method of claim 1, wherein said metallic species has an atomic radius that is greater than an atomic radius of copper.
8. The method of claim 1, further comprising forming a lower metallization layer prior to forming said metallization layer, wherein said lower metallization layer comprises a metal line, wherein said method further comprises forming said dielectric material above said lower metallization layer, forming a via opening in said dielectric material to expose a portion of said metal line and introducing said metallic species into a surface of said exposed portion.
9. The method of claim 8, wherein said metallic species is introduced by implanting said metallic species through said via opening.
10. A method, comprising:
- forming a metal layer above a dielectric layer of a metallization layer of a semiconductor device so as to fill an opening in said dielectric layer;
- performing an implantation process to introduce a metallic species through an exposed surface of said metal layer; and
- removing excess material of said metal layer from said dielectric layer to form a metal region in said dielectric layer, said metal region having a surface comprising said metallic species.
11. The method of claim 10, further comprising forming a conductive barrier material on said dielectric layer and an inner surface of said opening prior to forming said metal layer.
12. The method of claim 11, wherein forming said metal layer comprises depositing said metal layer by performing an electrochemical deposition process.
13. The method of claim 10, wherein said metal layer comprises copper and said metallic species is a non-copper containing species.
14. The method of claim 13, wherein said metallic species has an atomic radius that is greater than an atomic radius of copper.
15. The method of claim 10, wherein forming said metal layer comprises depositing a metal material with a first excess height and removing a portion of said metal material to obtain a second reduced excess height.
16. The method of claim 10, further comprising forming a lower metallization layer prior to forming said metallization layer, wherein said lower metallization layer comprises a metal line and wherein said method further comprises forming said dielectric layer above said lower metallization layer, forming a via opening in said dielectric layer to expose a portion of said metal line and introducing said metallic species into a surface of said exposed portion.
17. The method of claim 16, wherein said metallic species is introduced by implanting said metallic species through said via opening.
18. A method, comprising:
- forming a via opening in a dielectric layer, said via opening extending to and exposing a portion of a metal region formed in a first metallization layer of a semiconductor device;
- performing an ion implantation process to introduce a metallic species into said exposed portion of said metal region; and
- filling said via opening with a metal.
19. The method of claim 18, further comprising forming a trench in said dielectric layer, filling said trench with said metal to form a metal line and providing said metallic species at a surface of said metal line.
20. The method of claim 19, wherein providing said metallic species at the surface of said metal line comprises forming a mask above said dielectric layer to expose said surface and applying said metallic species on the basis of said mask.
21. The method of claim 19, wherein providing said metallic species at the surface of said metal line comprises forming a metal layer when filling said trench, introducing said metal species into said metal layer and removing excess material of said metal layer to expose said surface containing said metallic species.
Type: Application
Filed: Jul 14, 2008
Publication Date: Aug 6, 2009
Inventors: Matthias Lehr (Dresden), Moritz-Andreas Meyer (Dresden), Eckhard Langer (Radebeul)
Application Number: 12/172,555
International Classification: H01L 21/44 (20060101);