SYSTEM AND METHOD FOR MANUFACTURING DOUBLE EPI N-TYPE LATERAL DIFFUSION METAL OXIDE SEMICONDUCTOR TRANSISTORS
A system and a method are disclosed for manufacturing double epitaxial layer N-type lateral diffusion metal oxide semiconductor transistors. In one embodiment two N-type buried layers are used to minimize the operation of a parasitic PNP bipolar transistor. The use of two N-type buried layers increases the base width of the parasitic PNP bipolar transistor without significantly decreasing the peak doping profiles in the two N-type buried layers. In one embodiment two N-type buried layers and one P-type buried layer are used to form a protection NPN bipolar transistor that minimizes the operation of parasitic NPN bipolar transistor. The N-type lateral diffusion metal oxide semiconductor transistors of the invention are useful in inductive full load or half bridge converter circuits that drive very high current.
Latest National Semiconductor Corporation Patents:
The present invention is generally directed to methods for manufacturing semiconductor devices and, in particular, to a system and method for manufacturing double epitaxial layer N-type lateral diffusion metal oxide semiconductor transistors.
BACKGROUND OF THE INVENTIONIn the semiconductor manufacturing industry diffusion metal oxide semiconductor (DMOS) transistors are commonly used in power integrated circuits. A DMOS transistor comprises a source region and a body region. During the manufacture of a DMOS transistor the source region and the body region are simultaneously diffused so that the channel length of the DMOS transistor is defined by the difference between the two diffusion lengths. The double diffusion feature of the DMOS transistor permits a short channel region to be formed that can control large drain currents by the gate voltage of the DMOS transistor. In a DMOS transistor a drift region is formed between the short channel and the drain of the DMOS transistor.
DMOS transistors are categorized as either vertical DMOS (VDMOS) transistors or lateral DMOS (LDMOS) transistors depending upon the direction of the current path in the transistor. In a lateral DMOS transistor the source region and the drain region are located on approximately the same level of the transistor so that the direction of the current path is generally in a lateral direction.
Undesirable modes of operation may occur in a DMOS transistor. These undesirable modes of operation are generally referred to as “parasitic” modes of operation. These parasitic modes of operation may take the form of an undesirable parasitic bipolar transistor that is formed within the structure of the DMOS transistor. For example, consider the prior art N-type lateral DMOS device 100 that is shown in
The parasitic PNP bipolar transistor 110 is formed in the Ndrift region 130 between the P-type body 140 and the P-substrate 150. The presence of this parasitic PNP bipolar transistor 110 can cause latch up problems in the operation of the N-type lateral DMOS device 100.
The parasitic NPN bipolar transistor 120 is formed in the P-substrate 150 between the Ndrift region 130 and the Nwell 160. The presence of this parasitic NPN bipolar transistor 120 can also cause malfunctions in the operation of the N-type lateral DMOS device 100.
One prior art approach to reducing the effect of the presence of the parasitic PNP bipolar transistor 110 is shown in the structure 200 that is shown in
In order to minimize the beta of the parasitic PNP bipolar transistor 110 it is necessary to have a wide base width and a high doping concentration. However, the width of the N-type buried layer 210 is determined by the diffusion process. This means that it is not possible to simultaneously achieve a wide base width and a high doping concentration. This is illustrated in the structure 300 that is shown
One prior art approach to reducing the effect of the presence of the parasitic NPN bipolar transistor 120 is shown in the structure 400 that is shown in
This causes a protection NPN bipolar transistor 430 to be formed between the Ndrift region 130 and N-type guard ring 410. The P-type region 420 provides the base of the protection NPN bipolar transistor 430. The Ndrift region 130 provides the emitter for the protection NPN bipolar transistor 430 and the N-type guard ring 410 provides the collector for the protection NPN bipolar transistor 430.
As the collector of the protection NPN bipolar transistor 430 the N-type guard ring 410 reduces the amount of current that flows from the Nwell 160. However, in spite of the helpful effect of the presence of the protection NPN bipolar transistor 430, the parasitic NPN bipolar transistor 120 still exists. Therefore, there is still some current flowing from the Nwell 160 that contributes to the malfunction of the structure 400 that is shown in
Therefore, there is a need in the art for a system and method that is capable of manufacturing lateral diffusion metal oxide semiconductor (LDMOS) transistors that reduces and minimizes the effect of parasitic bipolar transistors within the lateral diffusion metal oxide semiconductor (LDMOS) transistors.
SUMMARY OF THE INVENTIONTo address the above-discussed deficiencies of the prior art, it is a primary object of the present invention to provide a manufacturing method that reduces and minimizes the effect of parasitic bipolar transistors within lateral diffusion metal oxide semiconductor (LDMOS) transistors.
An advantageous embodiment of the invention comprises an N-type lateral diffusion metal oxide semiconductor (LDMOS) transistor device that minimizes the effect of a parasitic PNP bipolar transistor within the LDMOS transistor device. This embodiment of the LDMOS transistor device comprises a first N-type buried layer and a second N-type buried layer. The use of two buried layers increases the effective base width of the parasitic PNP bipolar transistor without decreasing the peak doping concentration in the base of the PNP bipolar transistor. This minimizes the effect of the parasitic PNP bipolar transistor.
Another advantageous of the invention comprises an N-type lateral diffusion metal oxide semiconductor (LDMOS) transistor device that minimizes the effect of a parasitic NPN bipolar transistor within the LDMOS transistor device. This embodiment of the LDMOS transistor device comprises a first N-type buried layer. A second N-type buried layer is formed on a first portion of the first N-type buried layer and a P-type buried layer is formed on a second portion of the first N-type buried layer. A Pwell is also formed that extends down to the P-type buried layer. These structures form a protection PNP bipolar transistor that minimizes the effect of the parasitic NPN bipolar transistor.
The foregoing has outlined rather broadly the features and technical advantages of the present invention so that those skilled in the art may better understand the detailed description of the invention that follows. Additional features and advantages of the invention will be described hereinafter that form the subject of the claims of the invention. Those skilled in the art should appreciate that they may readily use the conception and the specific embodiment disclosed as a basis for modifying or designing other structures for carrying out the same purposes of the present invention. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the invention in its broadest form.
Before undertaking the Detailed Description of the Invention below, it may be advantageous to set forth definitions of certain words and phrases used throughout this patent document: the terms “include” and “comprise,” as well as derivatives thereof, mean inclusion without limitation; the term “or,” is inclusive, meaning and/or; the phrases “associated with” and “associated therewith,” as well as derivatives thereof, may mean to include, be included within, interconnect with, contain, be contained within, connect to or with, couple to or with, be communicable with, cooperate with, interleave, juxtapose, be proximate to, be bound to or with, have, have a property of, or the like. Definitions for certain words and phrases are provided throughout this patent document, those of ordinary skill in the art should understand that in many, if not most instances, such definitions apply to prior uses, as well as future uses, of such defined words and phrases.
For a more complete understanding of the present invention and its advantages, reference is now made to the following description taken in conjunction with the accompanying drawings, in which like reference numerals represent like parts:
The method of the present invention for manufacturing an N-type lateral diffusion metal oxide semiconductor (LDMOS) transistor device creates two N-type buried layers and creates two epitaxial layers. The method of manufacture will be described in more detail later in this patent document.
A heavily doped N-type sinker 540 is provided from a shallow trench isolation (STI) structure down to the second N-type buried layer 530. The N-type sinker 540 separates the Ndrift region 550 from the second epitaxial layer (not shown in
The use of two N-type buried layers (520 and 530) increases the effective base width without sacrificing the peak doping concentration.
The manufacturing method of the present invention provides both a relatively wide base width and a relatively high doping concentration for the base of the parasitic PNP bipolar transistor 560. The combination of these features minimizes the beta of the parasitic PNP bipolar transistor 560.
A heavily doped N-type sinker 630 is provided that extends from an N-type region 635 down to the second N-type buried layer 625. A Pwell 640 is provided from a P-type region 645 down to the P-type buried layer 620. A protection NPN bipolar transistor 650 is formed having (1) a collector connected to the first N-type buried layer 615 and (2) a base connected to the Pwell 640 and (3) an emitter connected to the Ndrift region 655 through the first N-type buried layer 615 and through the P-type buried layer 620. The parasitic NPN bipolar transistor that would otherwise be connected to Nwell 660 is completely removed.
The N-type lateral diffusion metal oxide semiconductor (LDMOS) transistor device 500 that is shown in
A P-Substrate 710 is formed in the first step of the manufacturing method. A high side DMOS structure will be formed on the left side of
In the next step a second N-type buried layer mask and implant procedure (and buried layer drive in procedure) is performed to form the second N-type buried layer 810. Then a P-type buried layer mask and implant procedure (and buried layer drive in procedure) is performed to form the P-type buried layer 820. Then the second epitaxial layer 830 (2nd EPI 830) is formed. The result of these steps is shown in
Then an N-type sinker mask and implant procedure is performed to form N-type sinker 910 through the second epitaxial layer 830 down to the second N-type buried layer 810. Then an Ndrift mask and implant procedure (and drive in procedure) is performed to form the Ndrift region 920 down to the second N-type buried layer 810. The result of these steps is shown in
Then a conventional composite (STI) process is used to form shallow trench isolation (STI) regions as shown in
Then a gate deposit procedure and a gate mask and etch procedure is performed to form gate 1110 and gate 1120. Next a mask and implant procedure is performed to form P-type body 1130 and to form P-type body 1140. Then an NLDD and PLDD mask and implant procedure is performed and an N+ and P+ mask and implant procedure is performed to form the N+ and P+ regions (not numbered in
The manufacturing process described with reference to
Then a second N-type buried layer 810 is formed on the first N-type buried layer 720 (step 1225). Then a second epitaxial layer 830 is formed on the second N-type buried layer 810 (step 1230). Then an N-type sinker 910 is formed through the second epitaxial layer 830 down to the second N-type buried layer 810 (step 1235). Then an Ndrift region 920 is formed down to the second N-type buried layer 810 (step 1240).
Then shallow trench isolation regions are formed over the N-type sinker 910 and over the Ndrift region 920 (step 1245). Then a gate structure 1110 is formed over the Ndrift region 920 (step 1250). Then a P-type body 1130 is formed in the Ndrift region 920 (step 1255). Then N+ and P+ regions are formed to form the source and drain regions for the high side DMOS device (step 1260).
Then a second N-type buried layer 810 is formed on a first portion of the first N-type buried layer 720 and a P-type buried layer 820 is formed on a second portion of the first N-type buried layer 720 (step 1325). Then a second epitaxial layer 830 is formed on the second N-type buried layer 810 and on the P-type buried layer 820 (step 1330). Then an N-type sinker 910 is formed through the second epitaxial layer 830 down to the second N-type buried layer 810 (step 1335). Then an Ndrift region 920 and a Pwell region 1010 are formed down to the P-type buried layer 820 (step 1340).
Then shallow trench isolation regions are formed over the N-type sinker 910 and over the Ndrift region 920 and over the Pwell 1010 (step 1345). Then a gate structure 1120 is formed over the Ndrift region 920 (step 1350). Then a P-type body 1140 is formed in the Ndrift region 920 (step 1355). Then N+ and P+ regions are formed to form the source and drain regions for the low side DMOS device (step 1360).
Although the present invention has been described with an exemplary embodiment, various changes and modifications may be suggested to one skilled in the art. It is intended that the present invention encompass such changes and modifications as fall within the scope of the appended claims.
Claims
1. A method for manufacturing an N-type lateral diffusion metal oxide semiconductor transistor, wherein the method comprises the steps of:
- forming a P-type substrate;
- forming a first N-type buried layer on the P-type substrate;
- forming a first epitaxial layer on the first N-type buried layer;
- forming a second N-type buried layer on the first N-type buried layer;
- forming a second epitaxial layer on the second N-type buried layer.
2. The method as set forth in claim 1 further comprising the steps of
- forming an N-type sinker through the second epitaxial layer down to the second N-type buried layer;
- forming an Ndrift region in the second epitaxial layer down to the second N-type buried layer; and
- forming shallow trench isolation regions over the N-type sinker and over the Ndrift region.
3. The method as set forth in claim 2 further comprising the steps of
- forming a gate structure over the Ndrift region; and
- forming a P-type body in the Ndrift region; and
- forming a source region in the P-type body; and
- forming a drain region in the Ndrift region.
4. The method as set forth in claim 3 wherein a combined width of the first N-type buried layer and of the second N-type buried layer minimizes an operation of a parasitic NPN bipolar transistor in the N-type lateral diffusion metal oxide semiconductor transistor.
5. The method as set forth in claim 3 wherein a peak doping profile of the first N-type buried layer and a peak doping profile of the second N-type buried layer minimize an operation of a parasitic NPN bipolar transistor in the N-type lateral diffusion metal oxide semiconductor transistor.
6. An N-type lateral diffusion metal oxide semiconductor transistor comprising:
- a P-type substrate;
- a first N-type buried layer on the P-type substrate;
- a first epitaxial layer on the first N-type buried layer;
- a second N-type buried layer on the first N-type buried layer; and
- a second epitaxial layer on the second N-type buried layer.
7. The N-type lateral diffusion metal oxide semiconductor transistor as set forth in claim 6 further comprising:
- an N-type sinker through the second epitaxial layer down to the second N-type buried layer;
- an Ndrift region in the second epitaxial layer down to the second N-type buried layer; and
- shallow trench isolation regions over the N-type sinker and over the Ndrift region.
8. The N-type lateral diffusion metal oxide semiconductor transistor as set forth in claim 7 further comprising:
- a gate structure over the Ndrift region; and
- a P-type body in the Ndrift region; and
- a source region in the P-type body; and
- a drain region in the Ndrift region.
9. The N-type lateral diffusion metal oxide semiconductor transistor as set forth in claim 8 wherein a combined width of the first N-type buried layer and of the second N-type buried layer minimizes an operation of a parasitic NPN bipolar transistor in the N-type lateral diffusion metal oxide semiconductor transistor.
10. The N-type lateral diffusion metal oxide semiconductor transistor as set forth in claim 8 wherein a peak doping profile of the first N-type buried layer and a peak doping profile of the second N-type buried layer minimize an operation of a parasitic NPN bipolar transistor in the N-type lateral diffusion metal oxide semiconductor transistor.
11.-15. (canceled)
16. An N-type lateral diffusion metal oxide semiconductor transistor comprising:
- a P-type substrate;
- a first N-type buried layer on the P-type substrate;
- a first epitaxial layer on the first N-type buried layer;
- a second N-type buried layer on a first portion of the first N-type buried layer;
- a P-type buried layer on a second portion of the first N-type buried layer; and
- a second epitaxial layer on the second N-type buried layer and on the P-type buried layer.
17. The N-type lateral diffusion metal oxide semiconductor transistor as set forth in claim 16 further comprising:
- an N-type sinker through the second epitaxial layer down to the second N-type buried layer;
- an Ndrift region in the second epitaxial layer that extends down to the P-type buried layer;
- a P well region in the second epitaxial layer that extends down to the P-type buried layer; and
- shallow trench isolation regions over the N-type sinker and over the Ndrift region and over the P well region.
18. The N-type lateral diffusion metal oxide semiconductor transistor as set forth in claim 17 further comprising:
- a gate structure over the Ndrift region; and
- a P-type body in the Ndrift region; and
- a source region in the P-type body; and
- a drain region in the Ndrift region.
19. The N-type lateral diffusion metal oxide semiconductor transistor as set forth in claim 18 wherein a protection NPN bipolar transistor is formed within the N-type lateral diffusion metal oxide semiconductor transistor that minimizes an operation of a parasitic NPN bipolar transistor within the N-type lateral diffusion metal oxide semiconductor transistor.
20. The N-type lateral diffusion metal oxide semiconductor transistor as set forth in claim 19 wherein
- a collector of the protection NPN bipolar transistor is connected to the first N-type buried layer;
- a base of the protection NPN bipolar transistor is connected to the P well region; and
- an emitter of the protection NPN bipolar transistor is connected to the Ndrift region through the first N-type buried layer and through the P-type buried layer.
Type: Application
Filed: May 16, 2011
Publication Date: Sep 8, 2011
Applicant: National Semiconductor Corporation (Santa Clara, CA)
Inventor: Taehun Kwon (Scarborough, ME)
Application Number: 13/108,709
International Classification: H01L 29/739 (20060101); H01L 21/331 (20060101);