SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME
A semiconductor memory device includes a semiconductor substrate in which an active region and an isolation region are defined, a tunnel insulating layer and a floating gate formed on the semiconductor substrate in the active region, a trench formed in the semiconductor substrate in the isolation region, a dielectric layer formed along a top surface and a portion of a side surface of the floating gate, wherein the dielectric layer extends higher than a surface of the semiconductor substrate in the isolation region and defines an air gap in the trench, and a control gate formed on the dielectric layer, wherein the dielectric layer includes the first nitride layer, a first oxide layer, a second nitride layer and a second oxide layer.
Latest SK HYNIX INC. Patents:
- SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
- MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME
- IMPEDANCE CALIBRATION CIRCUIT, MEMORY CONTROLLER INCLUDING THE IMPEDANCE CALIBRATION CIRCUIT AND MEMORY SYSTEM INCLUDING THE MEMORY CONTROLLER
- ELECTRONIC DEVICE AND METHOD OF OPERATING THE SAME
- MEMORY SYSTEM RELATED TO SELECTIVELY STORING DATA AND A CORRESPONDING MAP, AND AN OPERATING METHOD OF THE MEMORY SYSTEM
The present application claims priority to Korean patent application number 10-2012-0139757 filed on Dec. 4, 2012, in the Korean Intellectual Property Office, the entire disclosure of which is incorporated by reference herein.
BACKGROUND1. Technical Field
Various embodiments relate generally to a semiconductor memory device and a method of manufacturing the same and, more particularly, to a semiconductor memory device including an air gap and a method of manufacturing the same.
2. Related Art
A semiconductor memory device includes a plurality of memory cells configured to store data and devices configured to perform various operations. High-density integration techniques have become increasingly important to achieve higher data capacity and reduced weight for a semiconductor memory device. In particular, since memory cells occupy a large space of the semiconductor chip, a reduction in size of the memory cells and a reduction in space between adjacent memory cells have become issues.
Among semiconductor memory devices, a NAND flash memory device includes memory cells arranged in units of strings. Isolation layers, formed of insulating materials, are filled between these strings, that is, at isolation regions. The isolation layers function to block electrical influence between adjacent strings and memory cells, e.g., interference therebetween.
However, with increasing integration degree of the semiconductor memory device, the isolation layers formed of the insulating materials may have limitations in blocking interference between the memory cells arranged in the strings and the memory cells, which may deteriorate the reliability of the semiconductor memory device.
BRIEF SUMMARYVarious embodiments relate to a semiconductor memory device, preventing interference between semiconductor memory devices, and a method of manufacturing the same.
A semiconductor memory device according to an embodiment of the present invention includes a semiconductor substrate in which an active region and an isolation region are defined, a tunnel insulating layer and a floating gate formed on the semiconductor substrate in the active region, a trench formed in the semiconductor substrate in the isolation region, a dielectric layer formed along a top surface and a portion of a side surface of the floating gate, wherein the dielectric layer extends higher than a surface of the semiconductor substrate in the isolation region and defines an air gap in the trench, and a control gate formed on the dielectric layer, wherein the dielectric layer includes the first nitride layer, a first oxide layer, a second nitride layer and a second oxide layer.
A method of manufacturing a semiconductor memory device according to an embodiment of the present invention includes forming a tunnel insulating layer and a first conductive layer configured as a floating gate in an active region of a semiconductor substrate, and forming a trench in an isolation region of the semiconductor substrate, filling the trench with a sacrificial layer having a top surface higher than a surface of the semiconductor substrate, forming a first oxide layer along an entire surface of a resultant structure filled with the sacrificial layer, forming an air gap in the isolation region by removing the sacrificial layer while maintaining the first oxide layer, transforming a portion of the first oxide layer into a first nitride layer, forming a second nitride layer and a second oxide layer over the first oxide layer, and forming a second conductive layer configured as a control gate on the second oxide layer.
Hereinafter, various embodiments will be described in detail with reference to the accompanying drawings. The figures are provided to allow those having ordinary skill in the art to understand the scope of the embodiments of the disclosure. The present invention may, however, be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the present invention to those skilled in the art.
Referring to
The first conductive layer 105, the tunnel insulating layer 103 and the semiconductor substrate 101 in the isolation regions IS may be etched to form trenches 107. For example, though not illustrated in
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
A method of forming the first nitride layer 113b by performing annealing is described below.
Since annealing may be performed at a higher temperature range (e.g., between about 600° C. to about 1100° C.) than the above-described plasma nitridation, an SiON layer formed by performing annealing may be more stabilized than a SiON layer formed by performing plasma nitridation. Therefore, after the first nitride layer 113b is formed by performing annealing at high temperature, additional nitridation for improving layer quality may not be performed. The thermal treatment process may be performed under an N2, NO or N2O atmosphere.
Referring to
Referring to
Subsequently, a second conductive layer 121 configured as a control gate may be formed on the dielectric layer 119. The second conductive layer 121 may include a polysilicon layer, and more specifically, a doped polysilicon layer.
As described above, an air gap may be formed at a desired location by using the first oxide layer 113a and the sacrificial layer 111. In addition, the manufacturing time may be reduced by using the first oxide layer 113a, remaining after the air gap is formed, as a dielectric layer. In particular, by forming the stably coupled first nitride layer 113b, generation of leakage current may be prevented, and parasitic capacitance may be reduced. As a result, disturbance of a semiconductor memory device may be reduced, and a decrease in program speed may be prevented.
Referring to
The first conductive layer 205, the tunnel insulating layer 203 and the semiconductor substrate 201, which are formed in the isolation regions IS, may be etched to form trenches 207. For example, though not illustrated in
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
A method of forming the first nitride layer 215b by performing annealing is described below.
Since annealing may be performed at a higher temperature range (e.g. between about 600° C. and about 1100° C.) than the above-described plasma nitridation, an SiON layer formed by annealing may be more stabilized than an SiON layer formed by plasma nitridation. Therefore, additional nitridation may not be performed to improve layer quality after the first nitride layer 215b is formed by performing annealing at high temperature. Annealing may also be performed under an N2, NO or N2O atmosphere.
Referring to
Referring to
Subsequently, a second conductive layer 223 configured as a control gate may be formed on the dielectric layer 221. The second conductive layer 223 may include a polysilicon layer, and more specifically, a doped polysilicon layer.
As described above, an air gap may be formed at a desired location by using the first oxide layer 215a and the sacrificial layer 213. In addition, since the first oxide layer 215a remaining after an air gap is formed is used as a dielectric layer, the manufacturing time may be reduced. In particular, by forming the stably coupled first nitride layer 215b, generation of leakage current may be prevented, and parasitic capacitance may be reduced. As a result, disturbance of a semiconductor memory device may be reduced, and a decrease in program speed may be prevented.
According to an embodiment of the present invention, by forming an air gap between tunnel insulating layers, interference between semiconductor memory devices may be prevented.
In addition, since a sacrificial layer and a capping layer are used when an air gap is formed, an air gap may be formed in a desired shape at a desired location.
In addition, since a capping layer for forming an air gap is used as a dielectric layer, an air gap may be easily formed, and parasitic capacitance in an isolation region may be reduced, so that disturbance may be reduced, and a decrease in program speed may be prevented.
Claims
1. A semiconductor memory device, comprising:
- a semiconductor substrate in which an active region and an isolation region are defined;
- a tunnel insulating layer and a floating gate formed on the semiconductor substrate in the active region;
- a trench formed in the semiconductor substrate in the isolation region;
- a dielectric layer formed along a top surface and a portion of a side surface of the floating gate, wherein the dielectric layer extends higher than a surface of the semiconductor substrate in the isolation region and defines an air gap in the trench; and
- a control gate formed on the dielectric layer,
- wherein the dielectric layer includes a first nitride layer, a first oxide layer, a second nitride layer and a second oxide layer.
2. The semiconductor memory device of claim 1, wherein the first nitride layer, the first oxide layer, the second nitride layer and the second oxide layer extend both in the active region and the isolation region.
3. The semiconductor memory device of claim 1, further comprising a liner insulating layer formed along a surface of the trench in the isolation region.
4. The semiconductor memory device of claim 1, further comprising a lower insulating layer formed under the air gap in the isolation region.
5. The semiconductor memory device of claim 4, wherein a top surface of the lower insulating layer is lower than a top surface of the semiconductor substrate in the active region.
6. A method of manufacturing a semiconductor memory device, the method comprising:
- forming a tunnel insulating layer and a first conductive layer configured as a floating gate in an active region of a semiconductor substrate, and forming a trench in an isolation region of the semiconductor substrate;
- filling the trench with a sacrificial layer having a top surface higher than a surface of the semiconductor substrate;
- forming a first oxide layer along an entire surface of a resultant structure filled with the sacrificial layer;
- forming an air gap in the isolation region by removing the sacrificial layer while maintaining the first oxide layer;
- transforming a portion of the first oxide layer into a first nitride layer;
- forming a second nitride layer and a second oxide layer over the first oxide layer; and
- forming a second conductive layer configured as a control gate on the second oxide layer.
7. The method of claim 6, wherein the first oxide layer includes an ultra low temperature oxide layer.
8. The method of claim 6, wherein the ultra low temperature oxide layer is formed using atomic layer deposition (ALD).
9. The method of claim 6, wherein the ultra low temperature oxide layer is formed at a temperature ranging from approximately 50° C. to 100° C.
10. The method of claim 6, wherein the first nitride layer is formed by transforming a lower portion of the first oxide layer into an SiON layer.
11. The method of claim 6, wherein the first nitride layer is formed by performing plasma nitridation or annealing.
12. The method of claim 11, wherein the plasma nitridation is performed under a nitrogen atmosphere at a temperature ranging from approximately 200° C. to 700° C.
13. The method of claim 11, further comprising performing a stabilized process to improve quality of the first nitride layer after the first nitride layer is formed by performing the plasma nitridation.
14. The method of claim 13, wherein the stabilizing process is performed by a plasma process under an oxygen atmosphere.
15. The method of claim 11, wherein the annealing is performed at a temperature ranging from 600° C. to 1100° C.
16. The method of claim 11, wherein the annealing is performed under an NO, N2 or N2O atmosphere.
17. The method of claim 6, further comprising performing additional oxidation to improve quality of the first oxide layer after the transforming of the portion of the first oxide layer into the first nitride layer.
18. The method of claim 17, wherein O2 dry oxidation or O2 wet annealing is performed as the additional oxidation.
19. The method of claim 6, further comprising forming a lower insulating layer in a lower part of the trench before the filling of the sacrificial layer.
20. The method of claim 6, wherein the forming of the air gap in the isolation region is performed by generating oxygen, nitrogen or hydrogen plasma to remove the sacrificial layer.
Type: Application
Filed: Feb 28, 2013
Publication Date: Jun 5, 2014
Applicant: SK HYNIX INC. (Icheon-si Gyeonggi-do)
Inventors: Jung Il CHO (Icheon-si Gyeonggi-do), Jong Moo CHOI (Cheongju-si Chungcheongbuk-do), Eun Joo JUNG (Icheon-si Gyeonggi-do)
Application Number: 13/780,927
International Classification: H01L 29/788 (20060101); H01L 29/66 (20060101);