Sample rate converting device and method
A sample rate converting device includes a noise shaper and a sample rate converter. The noise shaper is for receiving a digital input signal, noise-shaping the digital input signal, and then outputting an n-bit digital stream. The sample rate converter, which is coupled to the noise shaper, receives the n-bit digital stream and outputs a digital output signal. Since the n-bit digital stream is a digital signal with a smaller number of bits in each sample, the computation efforts of interpolation are reduced. Hence, less resource is needed to complete the conversion.
Latest Realtek Semiconductor Corp. Patents:
- FREQUENCY MIXING CIRCUIT WITH MULTI-TRANSISTOR ARCHITECTURE
- SUPER RESOLUTION IMAGE GENERATION CIRCUIT
- IMAGE PROCESSING CIRCUIT WITH INDEPENDENT CLOCK FREQUENCY AND ASYNCHRONOUS DESIGN AND ASSOCIATED IMAGE PROCESSING METHOD
- Method for data transmission and data-processing circuit
- Method for matching parameters applied to display device, and circuit system
This application claims the benefit of Taiwan application Serial No. 092114473, filed May 28, 2003, the subject matter of which is incorporated herein by reference.
BACKGROUND OF THE INVENTION1. Field of the Invention
The invention relates to a sample rate converting device, and more particularly, to a sample rate converting device which converts a sample rate of a discrete-time signal to another sample rate that is optional multiples of the original one.
2. Description of the Related Art
In the prior art, if two digital signals with different sample rates are to be mixed and converted into an analog signal, the typical method is to convert the two digital signals into analog signals and then mixed the two analog signals, as shown in
A first object of the invention is to provide a sample rate converting device and a method for converting a sample rate of a discrete-time signal to another sample rate that is optional multiples of an original one,
A second object of the invention is to provide a sample rate converting device implemented using a digital circuit to solve the problems of the large analog circuit reduce the area and to shorten the long design time period, and to keep the design easily reused when the manufacturing processes are likely changed. The problem that the circuit property is easily influenced by the manufacturing processes.
A third object of the invention is to provide a digital-to-analog converter having a sample rate converting device capable of converting a sample rate to an optional one. In the digital-to-analog converter, the digital signal is converted into the digital signal having the desired sample rate so as to facilitate the processing of the subsequent circuit.
A fourth object of the invention is to provide a sample rate converting device capable of performing the non-integer multiples of sample rate conversion and reducing the computation complexity by mixing the interpolation functions so as to reduce the circuit area and its cost.
The invention achieves the above-identified objects by providing a sample rate converting device including a noise shaper and a sample rate converter. The noise shaper is for receiving a digital input signal, noise-shaping and converting the digital input signal, and then outputting an n-bit digital stream. The sample rate converter, which is coupled to the noise shaper, receives the n-bit digital stream and outputs a digital output signal. Since the n-bit digital stream is a digital signal with a smaller number of bits in each sample, the computation efforts of interpolation are reduced. Hence, less resource is needed to complete the conversion.
Other objects, features, and advantages of the invention will become apparent from the following detailed description of the preferred but non-limiting embodiments. The following description is made with reference to the accompanying drawings.
Referring to
The noise shaper 203 may be implemented using a conventional Delta-Sigma modulator or any circuit capable of shaping the quantization noise.
Referring to the concept of
The concept mentioned above may be implemented in digital manner, wherein the DAC 209 and the LPF 210 have an impulse response corresponding to an interpolation function, as shown in
For example, let x[n]=+1 or −1, which represents the 1-bit noise-shaped signal, wherein n is an integer representing the time sequence. Xc(n) represents the second continuous-time signal, Xc(n)=Σx[i]·F(n−i), wherein F(x) is the interpolation function. Because Xc is a continuous-time signal, the parameter n used therein may be a non-integer. The output thereof may be represented as y[n]=Xc((f3/f4)·n)=Σx[i]·F((f3/f4)·n−i) after the re-sampling process using the sample rate f3. In the digital implementation, it is only necessary to compute y[n]=Σx[i]·F((f3/f4)·n−i), wherein the value of F(x) may be stored in the ROM. Because x[n]=+1 or −1, y[n] may be computed only via table-look-up and additions (subtractions), and multiplications are not needed.
The sample rate conversion with non-power-of-two converting ratio may be completed using the noise shaper 203 in conjunction with the sample rate converter 204. The bit number of the output signal of the noise shaper 203 is small (e.g., 1-bit). Taking a 1-bit signal as an example, the interpolation can be completed by additions and subtractions instead of multiplications so that the needed resource can be greatly reduced (e.g., a smaller circuit area may be used to finish the job).
In the application embodiment of the invention, the expanding ratio of the second interpolator 202 is power-of-2. The converting ratio of the sample rate converter 204 is non-integer. Taking f1=48 KHz, and f2=50 KHz as an example, the sample rate converter 204 converts the first 1-bit digital stream into the third digital signal for output, the sample rate is converted from f4=128f2 into f3=128f1, and the converting ratio thereof is f1/f2=0.96.
Referring to
While the invention has been described by way of example and in terms of a preferred embodiment, it is to be understood that the invention is not limited thereto. On the contrary, it is intended to cover various modifications and similar arrangements and procedures, and the scope of the appended claims therefore should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements and procedures.
Claims
1. An apparatus for converting a sample rate, the apparatus comprising:
- a noise shaper for receiving a digital input signal and converting the digital input signal into a noise-shaped n-bit digital signal, wherein the digital input signal has a first sample rate; and
- a sample rate converter, which is coupled to the noise shaper, for receiving the n-bit digital signal and outputting a digital output signal having a second sample rate, the sample rate converter comprising: a digital-to-analog converter for converting the n-bit digital signal into an analog signal; and a sample circuit for sampling the analog signal and producing the digital output signal according to the second sample rate;
- wherein the first sample rate remains substantially constant, even when the second sample rate changes.
2. The device of claim 1, wherein a ratio of the first sample rate to the second sample rate is non-integer.
3. The device of claim 1, wherein the n-bit digital signal is a 1-bit digital signal.
4. The device of claim 1, wherein the noise shaper comprises a Delta-Sigma modulator.
5. The device of claim 1, wherein the digital-to-analog converter the n-bit digital signal into the analog signal according to an interpolation function.
6. The device of claim 5, wherein the sample rate converter comprises a memory, and the memory is for storing the interpolation function.
7. The device of claim 1, wherein the sample rate converter comprises:
- a low-pass filter for filtering out a high-frequency component of the analog signal.
8. A converting system, comprising:
- a sample rate converting unit comprising: a first noise shaper for receiving a digital input signal having a first sample rate and converting it into a n-bit digital signal for output; and a sample rate converter, coupled to the first noise shaper, for receiving the n-bit digital signal and outputting a digital output signal having a second sample rate, wherein the first sample rate is different from the second sample rate;
- a digital-to-analog converting unit comprising: a second noise shaper for outputting a m-bit digital signal; and a digital-to-analog converter, coupled to the second noise shaper, for converting the m-bit digital signal into the analog signal; and
- an adder, coupled between the sample rate converting unit and the digital-to-analog converting unit, for summing the digital output signal with a second digital output signal having the second sample rate, and outputting a summed signal to the digital-to-analog converting unit.
9. The converting system of claim 8, wherein the second digital output signal is from a first interpolator.
10. The converting system of claim 8, wherein a ratio of the first sample rate to the second sample rate is non-integer.
11. The converting system of claim 8, wherein the first noise shaper comprises a Delta-Sigma modulator.
12. The converting system of claim 8, wherein the first noise shaper is a Delta-Sigma modulator and locates in an analog-to-digital converter (ADC), and the ADC comprises a down-sampling unit.
13. A method for converting a sample rate, comprising:
- receiving a digital input signal having a first sample rate;
- noise-shaping the digital input signal and outputting a noise-shaped n-bit digital signal;
- converting the n-bit digital signal into an analog signal according to an interpolation function; and
- sampling the analog signal according to the second sample rate and outputting a digital output signal, wherein converting the n-bit digital signal into an analog signal and sampling the analog signal to generate a digital signal are comprised within a sample rate converter,
- wherein the digital output signal has the second sample rate, the first sample rate is different from the second sample rate.
14. The method of claim 13, wherein a ratio of the first sample rate to the second sample rate is non-integer.
15. The method of claim 13, wherein the n-bit digital signal is a 1-bit digital signal.
16. The method of claim 13, wherein the noise-shaping step is a Delta-Sigma modulation step.
17. The method of claim 13, wherein the interpolation function is a low-pass filtering function.
18. The method of claim 13, wherein the interpolation function is implemented using a table-look-up method.
5313205 | May 17, 1994 | Wilson |
5512897 | April 30, 1996 | Wilson et al. |
5598432 | January 28, 1997 | Wei |
5748126 | May 5, 1998 | Ma et al. |
5786778 | July 28, 1998 | Adams et al. |
5818375 | October 6, 1998 | Yoshizawa |
5980097 | November 9, 1999 | Dagnachew |
6084916 | July 4, 2000 | Ott |
6177896 | January 23, 2001 | Min |
6255975 | July 3, 2001 | Swanson |
6795002 | September 21, 2004 | Gupta |
6937176 | August 30, 2005 | Freeman et al. |
20040056785 | March 25, 2004 | Webster et al. |
Type: Grant
Filed: May 24, 2004
Date of Patent: Oct 31, 2006
Patent Publication Number: 20040239540
Assignee: Realtek Semiconductor Corp. (Hsinchu)
Inventor: Shih-Yu Ku (Jhubei)
Primary Examiner: Rexford Barnie
Assistant Examiner: Joseph Lauture
Attorney: Thomas, Kayden, Horstemeyer & Risley
Application Number: 10/852,625
International Classification: H03M 1/00 (20060101);